Skip to main content
  • Products
  • Evaluate our Software
  • Downloads
  • Free Utilities
  • Purchase
  • Silicon Vendors
  • Support
  • About Us
  • Blog
  • Forum
  • Search
  • Jobs
  • Newsletter
  • Blog
  • Contact
  • Shop
  • J-Link debug probes
  • RISC-V Support

    RISC-V Support

    J-Link is compatible with RISC-V based MCUs.

    Contact us
    Downloads
    Documentation
    SEGGER Debug & Trace Probes
    1. 1.Key features
    2. 2.Supported ISAs
    3. 3.Supported debug architectures
    4. 4.RISC-V behind a DAP
    5. 5.J-Link software
    6. 6.Supported debuggers and IDEs
    7. 7.Supported devices
    8. 8.Supported debug interfaces
    9. 9.FAQ

    Overview

    RISC-V is an open-source core and instruction set. It provides comparable performance and efficiency to popular architectures like ARM and also allows to extend the instruction set by custom instructions which can provide increased performance for special use-cases.

    Key features

    • Supports direct download into flash memory
    • Supports software breakpoints in flash memory (Unlimited Flash Breakpoints) [More..]

    Supported ISAs

    J-Link supports the following RISC-V architectures:

    • RISC-V 32-bit (RV32)
    • RISC-V 64-bit (RV64)

    Supported debug architectures

    J-Link supports the following RISC-V debug architectures:

    • Official RISC-V debug spec. (0.11, 0.13, 1.00, ...)
    • RISC-V behind a DAP

    RISC-V behind a DAP

    While the official RISC-V debug spec. specifies RISC-V for JTAG only, to be accessed via specific JTAG instructions, this spec. may not be applicable for hybrid setups where there are for example ARM cores in parallel to the RISC-V ones on the same device. For these setups it makes sense to have the RISC-V cores located behind a CoreSight DAP which allows to access all ARM cores and RISC-V cores through the same debug signals and the same debug header on a hardware.

    J-Link supports this type of setup.

    J-Link software

    The same J-Link software package as for all other supported cores and architectures is also used for RISC-V. No separate package etc. is required.

    DownloadJ-Link Software and Documentation Pack

    Supported debuggers and IDEs

    The following debuggers and IDEs are supported by J-Link for RISC-V:

    • SEGGER Ozone
    • SiFive FreedomStudio
    • Vanilla Eclipse with GDB

    Supported devices

    Please follow the link for a detailed list of supported devices.

    Supported debug interfaces

    J-Link supports the following debug interfaces for RISC-V:

    • JTAG (IEEE 1149.1)
    • cJTAG (IEEE 1149.7)
    • SWD (for RISC-V behind a DAP setups only)

    FAQ

    Are unlimited breakpoints in flash memory available?

    A: Yes, the J-Link feature "unlimited breakpoints when debugging in flash memory" is supported for RISC-V.

    Does J-Link also support custom RISC-V cores?

    A: Yes, as long as the core provides one of the supported debug architectures listed on this page.

    • Release notes
    • Update notification
    • Pricing
    • Support
    • Silicon vendor resources
    • J-Link Prime

    Headquarters

    SEGGER Microcontroller GmbH

    Ecolab-Allee 5
    40789 Monheim am Rhein, Germany
    info@segger.com
    Tel.: +49-2173-99312-0
    Fax: +49-2173-99312-28

    Locations

    USA: SEGGER Microcontroller Systems LLC

    Boston area
    101 Suffolk Lane
    Gardner, MA 01440, USA
    us-east@segger.com
    Tel.: +1-978-874-0299
    Fax: +1-978-874-0599

    Silicon Valley
    Milpitas, CA 95035, USA
    us-west@segger.com
    Tel.: +1-408-767-4068

    China: SEGGER Microcontroller China Co., Ltd.

    Room 218, Block A, Dahongqiaoguoji
    No. 133 Xiulian Road
    Minhang District, Shanghai 201199, China
    china@segger.com
    Tel.: +86-133-619-907-60

    ISO 9001 certified

    ISO 9001

    30+ years of experience

    First-class embedded software tools since 1992
    • Imprint
    • Disclaimer
    • Code of Conduct
    • Privacy Policy
    © 2025 SEGGER - All rights reserved.