# embOS-Ultra

Real-Time Operating System

# CPU & Compiler specifics for Cortex-M using GCC

Document: UM01082 Software Version: 5.18.0.0

Revision: 0
Date: January 19, 2023



A product of SEGGER Microcontroller GmbH

www.segger.com

#### **Disclaimer**

The information written in this document is assumed to be accurate without guarantee. The information in this manual is subject to change for functional or performance improvements without notice. SEGGER Microcontroller GmbH (SEGGER) assumes no responsibility for any errors or omissions in this document. SEGGER disclaims any warranties or conditions, express, implied or statutory for the fitness of the product for a particular purpose. It is your sole responsibility to evaluate the fitness of the product for any specific use.

### Copyright notice

You may not extract portions of this manual or modify the PDF file in any way without the prior written permission of SEGGER. The software described in this document is furnished under a license and may only be used or copied in accordance with the terms of such a license.

© 2010-2023 SEGGER Microcontroller GmbH, Monheim am Rhein / Germany

#### **Trademarks**

Names mentioned in this manual may be trademarks of their respective companies.

Brand and product names are trademarks or registered trademarks of their respective holders.

#### **Contact address**

SEGGER Microcontroller GmbH

Ecolab-Allee 5 D-40789 Monheim am Rhein

Germany

Tel. +49 2173-99312-0 Fax. +49 2173-99312-28 E-mail: support@segger.com\* Internet: www.segger.com

<sup>\*</sup>By sending us an email your (personal) data will automatically be processed. For further information please refer to our privacy policy which is available at https://www.segger.com/legal/privacy-policy/.

## **Manual versions**

This manual describes the current software version. If you find an error in the manual or a problem in the software, please inform us and we will try to assist you as soon as possible. Contact us for further information on topics or functions that are not yet documented.

Print date: January 19, 2023

Software	Revision	Date	Ву	Description
5.18.0.0	0	230119	ММ	Updated chapters:
5.16.0.0	0	220619	MC	Initial version.

# **About this document**

# **Assumptions**

This document assumes that you already have a solid knowledge of the following:

- The software tools used for building your application (assembler, linker, C compiler).
- The C programming language.
- The target processor.
- DOS command line.

If you feel that your knowledge of C is not sufficient, we recommend *The C Programming Language* by Kernighan and Richie (ISBN 0--13--1103628), which describes the standard in C programming and, in newer editions, also covers the ANSI C standard.

#### How to use this manual

This manual explains all the functions and macros that the product offers. It assumes you have a working knowledge of the C language. Knowledge of assembly programming is not required.

#### Typographic conventions for syntax

This manual uses the following typographic conventions:

Style	Used for
Body	Body text.
Keyword	Text that you enter at the command prompt or that appears on the display (that is system functions, file- or pathnames).
Parameter	Parameters in API functions.
Sample	Sample code in program examples.
Sample comment	Comments in program examples.
Reference	Reference to chapters, sections, tables and figures or other documents.
GUIElement	Buttons, dialog boxes, menu names, menu commands.
Emphasis	Very important sections.

# **Table of contents**

1	Usin	g embOS	9
	1.1 1.2 1.3 1.4	Installation  First Steps  The example application OS_StartLEDBlink.c  Stepping through the sample application	. 11 . 12
2	Build	d your own application	17
	2.1 2.2 2.3 2.4	Introduction Required files for an embOS Change library mode Select another CPU	18 18
3	Libra	aries	19
	3.1	Naming conventions for prebuilt libraries	. 20
4	CPU	and compiler specifics	21
	4.1 4.2 4.3 4.4 4.5 4.6	Standard system libraries Interrupt and thread safety Thread-Local Storage TLS 4.3.1 API functions 4.3.1.1 OS_TLS_Set() 4.3.1.2 OS_TLS_SetTaskContextExtension()  ARM erratum 837070  ARMv8-M Stack limit register PSPLIM 4.5.1 API functions 4.5.1.1 OS_PSPLIM_Set() 4.5.1.2 OS_PSPLIM_SetTaskContextExtension()  ARM TrustZone support 4.6.1 API functions 4.6.1.1 OS_ARM_TZ_SetSecureStatePSP() 4.6.1.2 OS_ARM_TZ_SetTaskContextExtension()  Counters and timers in low power modes	22 . 24 25 26 . 29 30 31 32 33
5	Stac	ks	. 36
	5.1 5.2 5.3	Task stack for Cortex-M	37

6.1       What happens when an interrupt occurs?       3         6.2       Defining interrupt handlers in C       3         6.3       Interrupt vector table       3         6.4       Interrupt-stack switching       4         6.5       Zero latency interrupts       4         6.6       Interrupt priorities       4         6.7       Interrupt nesting       4         6.8       Interrupt handling       4         6.9       Interrupt handling       4         6.9.1       API functions       4         6.9.1       OS_ARM_ISRISITI()       4         6.9.1.2       OS_ARM_ISRISITISTHANDLERS       4         6.9.1.3       OS_ARM_EnableISR()       4         6.9.1.4       OS_ARM_EnableISR()       4         6.9.1.5       OS_ARM_ISRSHOP()       4         7.1       Introduction       5         7.2       The generic CMSIS start project       5         7.3       Device specific files needed for embOS with CMSIS       5         7.4       Device specific functions/variables needed for embOS with CMSIS       5         7.5       CMSIS generic functions needed for embOS with CMSIS       5         7.6       Customizing the embOS CMSIS ge	6	Interr	upts	38
7 CMSIS		6.2 6.3 6.4 6.5 6.6 6.7 6.8	Defining interrupt handlers in C Interrupt vector table Interrupt-stack switching Zero latency interrupts Interrupt priorities Interrupt nesting Interrupt enable behavior Interrupt handling 6.9.1 API functions 6.9.1.1 OS_ARM_ISRInit() 6.9.1.2 OS_ARM_InstallISRHandler() 6.9.1.3 OS_ARM_EnableISR() 6.9.1.4 OS_ARM_DisableISR()	39 40 40 .40 .42 43 44 45 46 47
7.2The generic CMSIS start project5.7.3Device specific files needed for embOS with CMSIS5.7.4Device specific functions/variables needed for embOS with CMSIS5.7.5CMSIS generic functions needed for embOS with CMSIS5.7.6Customizing the embOS CMSIS generic start project5.7.7Adding CMSIS to other embOS start projects5.7.8Interrupt and exception handling with CMSIS5.7.8.1Enable and disable interrupts5.7.8.2Setting the Interrupt priority5.8Floating Point (FP) support5.8.1ARM Floating-point Extension5.8.2Using embOS libraries with floating-point support5.8.3Using the FPU in interrupt service routines5.8.4FPU default behavior5.8.5GCC FP compiler options5.9RTT and SystemView5.9.1SEGGER Real Time Transfer5.	7	CMS		
8.1 ARM Floating-point Extension		7.2 7.3 7.4 7.5 7.6 7.7	The generic CMSIS start project	52 52 53 53 53 55 55
8.2 Using embOS libraries with floating-point support 5 8.3 Using the FPU in interrupt service routines 5 8.4 FPU default behavior 5 8.5 GCC FP compiler options 5 9 RTT and SystemView 5 9.1 SEGGER Real Time Transfer 5	8	Float	ing Point (FP) support	.56
9.1 SEGGER Real Time Transfer		8.2 8.3 8.4	Using embOS libraries with floating-point support	57 57 57
9.1 SEGGER Real Time Transfer59	9	RTT	and SystemView	58
		9.1	SEGGER Real Time Transfer	59
10 Technical data60	10	Tec	England state	60
10.1 Resource Usage			nnicai data	·OO

# **Chapter 1**

# Using embOS

# 1.1 Installation

This chapter describes how to start with embOS. You should follow these steps to become familiar with embOS.

embOS is shipped as a zip-file in electronic form.

To install it, proceed as follows:

Extract the zip-file to any folder of your choice, preserving the directory structure of this file. Keep all files in their respective sub directories. Make sure the files are not read only after copying.

#### **Note**

The BSP projects at /Start/BoardSupport/<DeviceManufacturer>/<Device> assume that the /Start/Lib and /Start/Inc folders are located relative to the BSP folder. If you copy a BSP folder to another location, you will need to adjust these paths in the project.

Assuming that you are using an IDE to develop your application, no further installation steps are required. You will find many prepared sample start projects, which you should use and modify to write your application. So follow the instructions of section *First Steps* on page 11.

You should do this even if you do not intend to use the IDE for your application development to become familiar with embOS.

If you do not or do not want to work with the IDE, you should: Copy either all or only the library-file that you need to your work-directory. The advantage is that when switching to an updated version of embOS later in a project, you do not affect older projects that use embOS, too. embOS does in no way rely on an IDE, it may be used without the IDE using batch files or a make utility without any problem.

# 1.2 First Steps


After installation of embOS you can create your first multitasking application. You have received several ready to go sample start workspaces and projects and every other files needed in the subfolder <code>Start</code>. It is a good idea to use one of them as a starting point for all of your applications. The subfolder <code>BoardSupport</code> contains the workspaces and projects which are located in manufacturer- and CPU-specific subfolders.

To start with, you may use any project from BoardSupport subfolder.

To get your new application running, you should proceed as follows:

- Create a work directory for your application, for example c:\work.
- Copy the whole folder Start which is part of your embOS distribution into your work directory.
- Clear the read-only attribute of all files in the new Start folder.
- Open one sample workspace/project in Start\BoardSupport\<DeviceManufacturer>\<CPU> with your IDE (for example, by double clicking it).
- Build the project. It should be built without any error or warning messages.

After generating the project of your choice, the screen should look like this:



For additional information you should open the ReadMe.txt file which is part of every specific project. The ReadMe file describes the different configurations of the project and gives additional information about specific hardware settings of the supported eval boards, if required.

# 1.3 The example application OS\_StartLEDBlink.c

The following is a printout of the example application <code>OS\_StartLEDBlink.c.</code> It is a good starting point for your application. (Note that the file actually shipped with your port of embOS may look slightly different from this one.)

What happens is easy to see:

After initialization of embOS two tasks are created and started. The two tasks are activated and execute until they run into the delay, then suspend for the specified time and continue execution.

```
/**************************
         SEGGER Microcontroller GmbH
*
                The Embedded Experts
     ----- END-OF-HEADER ------
File : OS_StartLEDBlink.c
Purpose: embOS sample program running two simple tasks, each toggling
       a LED of the target hardware (as configured in BSP.c).
#include "RTOS.h"
#include "BSP.h"
static OS_STACKPTR int StackHP[128], StackLP[128]; // Task stacks
                                      // Task control blocks
static OS_TASK TCBHP, TCBLP;
static void HPTask(void) {
 while (1) {
  BSP_ToggleLED(0);
   OS_TASK_Delay(50);
}
static void LPTask(void) {
 while (1) {
  BSP_ToggleLED(1);
  OS_TASK_Delay(200);
 }
}
main()
* /
int main(void) {
 OS_Init(); // Initialize embOS
 OS_InitHW(); // Initialize required hardware
 BSP_Init(); // Initialize LED ports
 OS_TASK_CREATE(&TCBHP, "HP Task", 100, HPTask, StackHP);
 OS_TASK_CREATE(&TCBLP, "LP Task", 50, LPTask, StackLP);
 OS_Start(); // Start embOS
 return 0;
```


# 1.4 Stepping through the sample application

When starting the debugger, you will see the main() function (see example screenshot below). The main() function appears as long as project option Run to main is selected, which it is enabled by default. Now you can step through the program.


OS\_Init() is part of the embOS library and written in assembler; you can therefore only step into it in disassembly mode. It initializes the relevant OS variables.

OS\_InitHW() is part of RTOSInit.c and therefore part of your application. Its primary purpose is to initialize the hardware required to generate the system tick interrupt for embOS. Step through it to see what is done.

OS\_Start() should be the last line in main(), because it starts multitasking and does not return.




Before you step into <code>OS\_Start()</code>, you should set two breakpoints in the two tasks as shown below.




As OS\_Start() is part of the embOS library, you can step through it in disassembly mode only.

Click GO, step over OS\_Start(), or step into OS\_Start() in disassembly mode until you reach the highest priority task.




If you continue stepping, you will arrive at the task that has lower priority:




Continue to step through the program, there is no other task ready for execution. embOS will therefore start the idle-loop, which is an endless loop always executed if there is nothing else to do (no task is ready, no interrupt routine or timer executing).

You will arrive there when you step into the <code>OS\_TASK\_Delay()</code> function in disassembly mode. <code>OS\_Idle()</code> is part of <code>RTOSInit.c.</code> You may also set a breakpoint there before stepping over the delay in <code>LPTask()</code>.



If you set a breakpoint in one or both of our tasks, you will see that they continue execution after the given delay.

As can be seen by the value of embOS timer variable OS\_Global.Time, shown in the Watch window, HPTask() continues operation after expiration of the delay.



# Chapter 2

# **Build your own application**

# 2.1 Introduction

This chapter provides all information to set up your own embOS project. To build your own application, you should always start with one of the supplied sample workspaces and projects. Therefore, select an embOS workspace as described in chapter *First Steps* on page 11 and modify the project to fit your needs. Using an embOS start project as starting point has the advantage that all necessary files are included and all settings for the project are already done.

# 2.2 Required files for an embOS

To build an application using embOS, the following files from your embOS distribution are required and have to be included in your project:

- RTOS.h from the directory .\Start\Inc. This header file declares all embOS API functions and data types and has to be included in any source file using embOS functions.
- RTOSInit\*.c from one target specific .\Start\BoardSupport\<Manufacturer>\<MCU> subfolder. It contains hardware-dependent initialization code for embOS. It initializes the system timer interrupt but can also initialize or set up the interrupt controller, clocks and PLLs, the memory protection unit and its translation table, caches and so on.
- OS\_Error.c from one target specific subfolder .\Start\BoardSupport \<Manufacturer>\<MCU>. The error handler is used only if a debug library is used in your project.
- One **embOS** library from the subfolder .\Start\Lib.
- Additional CPU and compiler specific files may be required according to CPU.

When you decide to write your own startup code or use a low level init() function, ensure that non-initialized variables are initialized with zero, according to C standard. This is required for some embOS internal variables. Your main() function has to initialize embOS by calling OS\_Init() and OS\_InitHW() prior to any other embOS functions that are called.

# 2.3 Change library mode

For your application you might want to choose another library. For debugging and program development you should always use an embOS debug library. For your final application you may wish to use an embOS release library or a stack check library.

Therefore you have to select or replace the embOS library in your project or target:

- If your selected library is already available in your project, just select the appropriate project configuration.
- To add a library, you may add the library to the existing Lib group. Exclude all other libraries from your build, delete unused libraries or remove them from the configuration.
- Check and set the appropriate OS\_LIBMODE\_\* define as preprocessor option and/or modify the OS\_Config.h file accordingly.

# 2.4 Select another CPU

embOS contains CPU-specific code for various CPUs. Manufacturer- and CPU-specific sample start workspaces and projects are located in the subfolders of the . $\scalebox{Start}\scalebox{BoardSupport}$  directory. To select a CPU which is already supported, just select the appropriate workspace from a CPU-specific folder.

If your CPU is currently not supported, examine all RTOSInit.c files in the CPU-specific subfolders and select one which almost fits your CPU. You may have to modify  $OS_InitH_W()$ , the interrupt service routines for the embOS system tick timer and the low level initialization.

# **Chapter 3**

# Libraries

# 3.1 Naming conventions for prebuilt libraries

embOS is shipped with different pre-built libraries with different combinations of features. The libraries are named as follows:

libosT<Architecture><VFP\_support><Endianness><LibMode><Errata><TrustZone>.a

Parameter	Meaning	Values
Architecture	Specifies the ARM architecture	6 : Cortex-M0/M0+/M1 7 : Cortex-M3/M4/M7 8BL : Cortex-M23 8ML : Cortex-M33
VFP_support	Floating point support	: No hardware VFP support V : VFP with softfp floating-point ABI VH : VFP with hard floating-point ABI
Endianness	Byte order	B : Big endian L : Little endian
LibMode	Specifies the library mode	XR : Extreme Release R : Release S : Stack check SP : Stack check + profiling D : Debug DP : Debug + profiling + Stack check DT : Debug + profiling + Stack check Stack check + trace
Errata	Specifies whether a workaround for ARM errata was applied.	_837070 : Erratum 837070 applied. : No workaround applied.
TrustZone	Specifies whether ARM Trust- Zone support is included.	_TZ: ARM TrustZone support applied. : No ARM TrustZone support.

# Example

libosT7LDP.a is the library for a project using a Cortex-M3 or Cortex-M4 core without VFP, thumb mode, little endian mode with debug and profiling support.

libosT7VLDP.a is the library for a project using a Cortex-M4F core, thumb mode, little endian mode and VFPv4 softfp floating point unit with debug and profiling support.

#### Note

With earlier versions of embOS for Cortex-M the workaround for ARM erratum 837070 was applied by default for ARMv7-M devices. If libraries including the workaround are desired, a suitable set of libraries is provided, but projects would need to be updated accordingly. Please have a look in the chapter ARM erratum 837070 for more details.

# Chapter 4

# **CPU** and compiler specifics

# 4.1 Standard system libraries

embOS for Cortex-M and GCC may be used with the Red Hat newlib C libraries for most of all projects without any modification.

Since heap management with newlib depends on a working implementation of an <code>\_\_sbrk()</code> function, that implementation is provided with embOS inside the source module <code>os\_syscalls.c</code>, which itself is included in the "Setup" subdirectory of every embOS start project. Using that source file requires the symbols <code>\_\_heap\_start\_\_</code> and <code>\_\_heap\_end\_\_</code> to be appropriately defined in the respective project's linker file.

Alternatively, if modification of the linker file is not feasible (e.g. when it is auto-generated by a project generator), the heap symbols may also be defined as additional linker flags. For example, if the linker file defines the symbols <code>LOWEST\_HEAP\_ADDRESS</code> and <code>HIGHEST\_HEAP\_ADDRESS</code>, the linker flags would need to be set as shown below:

```
--defsym=__heap_start__=LOWEST_HEAP_ADDRESS
--defsym=__heap_end__=HIGHEST_HEAP_ADDRESS
```

Heap management and file operation functions of standard system libraries are not reentrant and require a special initialization or additional modules when used with embOS when those non-thread-safe functions are used from different tasks (refer to *Interrupt and thread safety* on page 22).

# 4.2 Interrupt and thread safety

Using embOS with specific calls to standard library functions (e.g. heap management functions) may require thread-safe system libraries if these functions are called from several tasks or interrupts. Newlib provides functions, which can be overwritten to implement a locking mechanism making the system library functions thread-safe.

The Setup directory in each embOS BSP contains the file  $Os\_ThreadSafe.c$  which overwrites these functions. By default they disable and restore embOS interrupts to ensure thread safety in tasks, embOS interrupts,  $Os\_Idle()$  and software timers. Zero latency interrupts are not disabled and therefore unprotected. If you need to call e.g. malloc() also from within a zero latency interrupt additional handling needs to be added. If you don't call such functions from within embOS interrupts,  $Os\_Idle()$  or software timers, you can instead use thread safety for tasks only. This reduces the interrupt latency because a mutex is used instead of disabling embOS interrupts.

You can choose the safety variant with the macro OS\_INTERRUPT\_SAFE.

- When defined to 1 thread safety is guaranteed in tasks, embOS interrupts, OS\_Idle() and software timers.
- When defined to 0 thread safety is guaranteed only in tasks. In this case you must not call e.g. heap functions from within an ISR, OS\_Idle() or embOS software timers.

Alternatively, embOS delivers its own thread-safe functions for heap management. These are described in the embOS generic manual.

# 4.2.1 \_\_malloc\_lock(), lock the heap against mutual access

 $_{\rm malloc\_lock()}$  is the locking function which is called by the system library whenever the heap management has to be locked against mutual access. The implementation delivered with embOS claims a mutex or disables interrupts to achieve this.

# 4.2.2 \_\_malloc\_unlock()

 $_{\rm malloc\_unlock()}$  is the counterpart to  $_{\rm malloc\_lock()}$ . It is called by the system library whenever the heap management locking can be released. The implementation delivered with embOS releases the mutex or restores the interrupt state.

None of these functions has to be called directly by the application. They are called from the system library functions when required. The functions are delivered in source form to allow replacement of the dummy functions in the system library.

# 4.3 Thread-Local Storage TLS

Newlib supports usage of thread-local storage. Several library objects and functions need local variables which have to be unique to a thread. Thread-local storage will be required when these functions are called from multiple threads.

embOS for GCC is prepared to support thread-local storage, but does not use it per default. This has the advantage of no additional overhead as long as thread-local storage is not needed by the application. The embOS implementation of thread-local storage allows activation of TLS separately for each task.

Only tasks that are accessing TLS variables, for instance by calling functions from the system library, need to initialize their TLS by calling an initialization function when the task is started. For each task that uses TLS the memory for the thread-local storage is allocated on the heap. Therefore, thread-safe heap management should be used together with TLS. For information on thread safety, please refer to *Interrupt and thread safety* on page 22.

Library objects that need thread-local storage when used in multiple tasks are for example:

- error functions errno, strerror.
- locale functions localeconv, setlocale.
- time functions asctime, localtime, gmtime, mktime.
- multibyte functions mbrlen, mbrtowc, mbsrtowc, mbtowc, wcrtomb, wcsrtomb, wctomb.
- rand functions rand, srand.
- etc functions atexit, strtok.
- C++ exception engine.

# 4.3.1 API functions

Routine	Description	main	Priv Task	Unpriv Task	ISR	SW Timer
OS_TLS_Set()	Initializes the thread-local storage for the current task.		•			
OS_TLS_SetTaskContextExtension()	Initializes the thread-local storage and sets the TLS task context extension for the current task.		•			

# 4.3.1.1 OS\_TLS\_Set()

### **Description**

Initializes the thread-local storage for the current task.

### **Prototype**

```
void OS_TLS_Set(struct _reent* pReentStruct);
```

#### **Parameters**

Parameter	Description
pReentStruct	Pointer to the thread local storage. It is the address of the variable of type struct _reent which holds the thread-local data.

#### Additional information

Please ensure sufficient task stack if the \_reent structure variable is placed on the task stack. For details on the \_reent structure, \_impure\_ptr, and library functions which require precautions on reentrancy, refer to the GNU documentation.

### **Example**

```
static void Task(void) {
   struct _reent TaskReentStruct;

OS_TLS_Set(&TaskReentStruct);
OS_TASK_SetContextExtension(&OS_TLS_ContextExtension);
   while (1) {
   }
}
```

# 4.3.1.2 OS\_TLS\_SetTaskContextExtension()

### **Description**

Initializes the thread-local storage and sets the TLS task context extension for the current task.

### **Prototype**

void OS\_TLS\_SetTaskContextExtension(struct \_reent\* pReentStruct);

#### **Parameters**

Parameter	Description
pReentStruct	Pointer to the thread local storage. It is the address of the variable of type struct _reent which holds the thread-local data.

#### **Additional information**

OS\_TLS\_SetTaskContextExtension() shall be the first function called from a task when TLS should be used in this task.

If the task already contains a task context extension, OS\_TLS\_SetTaskContextExtension() cannot be used. Instead, OS\_TASK\_AddContextExtension() needs to be called with OS\_TLS\_ContextExtension as argument. Furthermore, OS\_TLS\_Set() needs to be called to initialize TLS for this task.

Please ensure sufficient task stack if the \_reent structure variable is placed on the task stack. For details on the \_reent structure, \_impure\_ptr, and library functions which require precautions on reentrancy, refer to the GNU documentation.

### **Example**

The following printout demonstrates the usage of task specific TLS in an application.

```
#include "RTOS.h"
static OS_STACKPTR int StackHP[512], StackLP[512]; // Task stacks
                        TCBHP, TCBLP;
                                                         // Task control blocks
static OS_TASK
static void HPTask(void) {
  struct _reent TaskReentStruct;
  OS_TLS_SetTaskContextExtension(&TaskReentStruct);
  while (1) {
    errno = 42; // errno specific to HPTask
    OS_TASK_Delay(50);
static void LPTask(void) {
  struct _reent TaskReentStruct;
  OS_TLS_SetTaskContextExtension(&TaskReentStruct);
  while (1) {
    errno = 1; // errno specific to LPTask
    OS_TASK_Delay(200);
  }
}
int main(void) {
 errno = 0; // errno not specific to any tas

OS_Init(); // Initialize embOS

OS_InitHW(); // Initialize required hardware
                   // errno not specific to any task
  OS_TASK_CREATE(&TCBHP, "HP Task", 100, HPTask, StackHP);
  OS_TASK_CREATE(&TCBLP, "LP Task", 50, LPTask, StackLP);
```

```
OS_Start();  // Start embOS
  return 0;
}
```

# 4.4 ARM erratum 837070

Specific embOS ARMv7-M libraries use a workaround for the Cortex-M7 erratum 837070 (refer to *Naming conventions for prebuilt libraries* on page 20). When an embOS library without this workaround is used with a device that requires the workaround, debug builds of embOS will call OS\_Error() with the error code OS\_ERR\_LIB\_INCOMPATIBLE.

Cortex-M7 devices that implement the ARM core r0p0 or r0p1 are affected by the erratum, while later versions of these devices are unaffected. The workaround sets PRIMASK before writing to BASEPRI and restores PRIMASK afterwards; it therefore adds a minimal latency to Zero latency interrupts.

When working with an affected device, the define USE\_ERRATUM\_837070 shall be set to 1 in the preprocessor settings or inside OS\_Config.h, regardless of whether the embOS source code or an embOS library is being used.

Additionally, if working with the embOS source code, it also is possible for efficiency reasons to not restore any previous value of PRIMASK after modification of BASEPRI. To do so, the define OS\_PRESERVE\_PRIMASK shall be set to 0 in the preprocessor settings or inside OS\_Config.h.

# 4.5 ARMv8-M Stack limit register PSPLIM

When the ARMv8-M Security Extension is included, there are two PSPLIM registers in the processor:

- PSPLIM NS for the Non-secure state.
- PSPLIM\_S for the Secure state.

The hardware continuously compares the process stack register (PSP) against this process stack limit register (PSPLIM). If the PSP is lower than the PSPLIM register value a stack overflow occurred and a fault exception is generated.

embOS Cortex-M comes with a task context extension for the PSPLIM register. Each task context can be extended by the call of OS\_PSPLIM\_SetTaskContextExtension(). The task context extension saves and restores the PSPLIM register on the according task stack. When a task gets deactivated the PSPLIM register is set to zero which deactivates the PSPLIM stack check for other tasks which do not use this extension.

# 4.5.1 API functions

Routine	Description	main	Priv Task	Unpriv Task	ISR	SW Timer
OS_PSPLIM_Set()	Sets the PSPLIM register.		•			
OS_PSPLIM_SetTaskContextExtension()	Extends the task context with the stack check limit register PSPLIM.		•			

# 4.5.1.1 OS\_PSPLIM\_Set()

### **Description**

Sets the PSPLIM register.

## **Prototype**

```
void OS_PSPLIM_Set(const void OS_STACKPTR *pStack);
```

#### **Parameters**

Parameter	Description
pStack	Pointer to the task stack.

#### **Additional information**

The PSPLIM register is banked between security states. OS\_PSPLIM\_Set() initially sets the PSPLIM register of the currently active security state to the parameter pStack.

If you like to use the PSPLIM register for more than one task the task context needs to be extended with e.g.  $OS_TASK_AddContextExtension()$  or  $OS_PSPLIM_SetTaskContextExtension()$ .

The PSPLIM register can only be written in privileged state. Unprivileged writes to PSPLIM are ignored.

# **Example**

# 4.5.1.2 OS\_PSPLIM\_SetTaskContextExtension()

# **Description**

Extends the task context with the stack check limit register PSPLIM.

### **Prototype**

```
void OS_PSPLIM_SetTaskContextExtension(const void OS_STACKPTR *pStack);
```

#### Additional information

After using this function, any further task context extensions cannot be added by calling OS\_TASK\_SetContextExtension(), but can be added using OS\_TASK\_AddContextExtension() instead.

If a task has already another task context extension set, the PSPLIM task context extension can be added by passing the predefined OS\_PSPLIM\_ContextExtension structure to OS\_TASK\_AddContextExtension().

OS\_PSPLIM\_SetTaskContextExtension() handles the PSPLIM register of the security state the embOS runs in. By default, embOS runs in the secure world, thus saving and restoring the PSPLIM\_s register on context switches. If TrustZone is used, i.e. embOS and tasks run in the non-secure world, then the PSPLIM\_ns register is saved and restored on context switches. However, non-secure tasks can also set a dedicated task context extension for TrustZone which additionally saves and restores PSP\_s, PSPLIM\_s and CONTROL\_s of the non-secure task so that it can perform calls into the secure world.

For more information about TrustZone and the TrustZone context extension, please refer to *ARM TrustZone support* on page 32.

#### **Example**

# 4.6 ARM TrustZone support

embOS Cortex-M comes with libraries for Arm TrustZone support. With it embOS runs completely in the non-secure world but tasks can call functions from the secure world. When using the embOS sources the define OS\_SUPPORT\_TRUSTZONE = 1 must be used.

If an embOS task wants to call secure functions the secure register PSP\_S, PSPLIM\_S and CONTROL\_S must be set beforehand and the task context must be extended to save and restore these register at every context switch. An embOS task runs in secure state on a separate stack which is located in the secure memory.

You can use  $OS\_ARM\_TZ\_SetSecureStatePSP()$  or  $OS\_ARM\_TZ\_SetTaskContextExtension()$  to set the secure register. Additionally,  $OS\_ARM\_TZ\_SetTaskContextExtension()$  extends the task context.  $OS\_ARM\_TZ\_SetSecureStatePSP()$  sets the secure register only and the task context must be extended with  $OS\_TASK\_AddContextExtension()$  or  $OS\_TASK\_SetContextExtension()$  and the context extension  $OS\_ARM\_TZ\_ContextExtension$ .

# 4.6.1 API functions

Routine	Description	main	Priv Task	Unpriv Task	ISR	SW Timer
OS_ARM_TZ_SetSecureStatePSP()	Sets the secure PSP_S, PS-PLIM_S and CONTROL_S registers.		•			
OS_ARM_TZ_SetTaskContextExtension()	Sets the secure PSP_S, PS- PLIM_S and CONTROL_S reg- isters and extends the task context to save and restore these registers.		•			

# 4.6.1.1 OS\_ARM\_TZ\_SetSecureStatePSP()

# **Description**

Sets the secure PSP\_S, PSPLIM\_S and CONTROL\_S registers.

### **Prototype**

#### **Parameters**

Parameter	Description
ApiList	Pointer to a list of secure functions for accessing PSP_S, PS-PLIM_S and CONTROL_S.
pStack	Pointer to the secure task stack.
StackSize	Size of the secure stack to which pStack points.

#### Additional information

The parameter ApiList must point to a function pointer list with secure functions for accessing the secure process stack pointer, secure process stack limit and the secure control registers. The parameter pStack must point to a stack which is located in the secure memory. This stack is used whenever the task calls a function in the secure world.

OS\_ARM\_TZ\_SetSecureStatePSP() must be called before the task calls any functions from the secure world. The task context must be extended beforehand with the task context OS\_ARM\_TZ\_ContextExtension (e.g. by using OS\_TASK\_SetContextExtension()).

#### **Example:**

```
// Locate secure task stack in secure memory.
//
static __no_init OS_STACKPTR int StackHP_s[256] @ "RAM_S";
11
// These functions must be placed in the secure memory.
//
static OS_ARM_TZ_SECURE_API_LIST Arm_TZ_ApiList = {
  Arm_TZ_GetCONTROL_s
  ,Arm_TZ_GetPSP_s
  ,Arm_TZ_GetPSPLIM_s
  ,Arm_TZ_SetCONTROL_s
  ,Arm_TZ_SetPSP_s
  ,Arm_TZ_SetPSPLIM_s
};
static void Task(void) {
  // Extend the task context for the secure world and set the secure register
 OS_TASK_SetContextExtension(&OS_ARM_TZ_ContextExtension);
 OS_ARM_TZ_SetSecureStatePSP(&Arm_TZ_ApiList, StackHP_s, sizeof(StackHP_s));
 while (1) {
    IncrementCounter_s(); // Call secure function and increment secure counter
    OS_TASK_Delay(10);
}
```

# 4.6.1.2 OS\_ARM\_TZ\_SetTaskContextExtension()

### **Description**

Sets the secure PSP\_S, PSPLIM\_S and CONTROL\_S registers and extends the task context to save and restore these registers.

### **Prototype**

#### **Parameters**

Parameter	Description
ApiList	Pointer to a list of secure functions for accessing PSP_S, PS-PLIM_S and CONTROL_S.
pStack	Pointer to the secure task stack.
StackSize	Size of the secure stack to which pStack points.

#### Additional information

The parameter ApiList must point to a function pointer list with secure functions for accessing the secure process stack pointer, secure process stack limit and the secure control registers. The parameter pStack must point to a stack which is located in the secure memory. This stack is used whenever the task calls a function in the secure world.

 $OS\_ARM\_TZ\_SetTaskContextExtension()$  must be called before the task calls any functions from the secure world.

#### **Example:**

```
// Locate secure task stack in secure memory.
//
static __no_init OS_STACKPTR int StackHP_s[256] @ "RAM_S";
11
// These functions must be placed in the secure memory.
11
static OS_ARM_TZ_SECURE_API_LIST Arm_TZ_ApiList = {
  Arm_TZ_GetCONTROL_s
  ,Arm_TZ_GetPSP_s
  ,Arm_TZ_GetPSPLIM_s
  ,Arm_TZ_SetCONTROL_s
  ,Arm_TZ_SetPSP_s
  ,Arm_TZ_SetPSPLIM_s
};
static void Task(void) {
  // Extend the task context for the secure world.
 OS_ARM_TZ_SetTaskContextExtension(&Arm_TZ_ApiList, StackHP_s, sizeof(StackHP_s));
 while (1) {
   IncrementCounter_s(); // Call secure function and increment secure counter
    OS_TASK_Delay(10);
}
```

# 4.7 Counters and timers in low power modes

With embOS-Ultra for Cortex-M, many BSPs utilize the DWT cycle counter and the Cortex-M SysTick as continuously running counter and timer, respectively. If the processor enters a low power mode stopping the processor clock, the cycle counter and SysTick will also stop. This means they are of limited use for low power applications only. If required, a different hardware counter and timer must be used that continue counting during low power modes.

# **Chapter 5**

# **Stacks**

# 5.1 Task stack for Cortex-M

Each task uses its individual stack. The stack pointer is initialized and set every time a task is activated by the scheduler. The stack-size required for a task is the sum of the stack-size of all routines, plus a basic stack size, plus size used by exceptions.

The basic stack size is the size of memory required to store the registers of the CPU plus the stack size required by calling embOS-routines.

For Cortex-M CPUs, this minimum basic task stack size is about 88 bytes. Because any function call uses some amount of stack and every exception also pushes at least 32 bytes onto the current stack, the task stack size has to be large enough to handle one exception too. For privileged tasks, we recommend at least 512 bytes stack as a start. Unprivileged tasks will require an additional 128 bytes of task stack.

#### Note

Stacks for Cortex-M devices need to be 8-byte aligned. embOS ensures that task stacks are properly aligned. However, since this can result in unused bytes, the application should ensure that task stacks are properly aligned. This can be achieved by defining an array using a 64-bit data type like OS\_U64.

# 5.2 System stack for Cortex-M

The embOS system executes in thread mode, the scheduler executes in handler mode. The minimum system stack size required by embOS is about 160 bytes (stack check & profiling build). However, since the system stack is also used by the application before the start of multitasking (the call to <code>OS\_Start()</code>), and because software timers and C-level interrupt handlers also use the system stack, the actual stack requirements depend on the application.

The size of the system stack can be changed by modifying the project settings or linker file. We recommend a minimum stack size of 256 bytes for the system stack.

In order to perform overflow checks on the system check and to provide stack usage information, embOS requires the symbols  $\_stack\_start\_$  and  $\_stack\_end\_$  to be appropriately defined in the respective project's linker file. Furthermore, the reset value of the system stack pointer (contained in the respective project's vector table at offset 0x0) must match the value of  $\_stack\_end\_$ .

# 5.3 Interrupt stack for Cortex-M

If a normal hardware exception occurs, the Cortex-M core switches to handler mode which uses the main stack pointer. With embOS, the main stack pointer is initialized to use the CSTACK which is defined in the linker command file. The main stack is also used as stack by the embOS scheduler and during idle times, when no task is ready to run and  $OS_Idle()$  is executed.

#### Note

When using an embOS Safe build, please note that the stack-check-limit is configurable through OS\_STACK\_SetCheckLimit() and by default is configured at 70 percent of the total stack size. This will impact the minimum size requirement for both task stacks and the CSTACK.

# **Chapter 6**

# **Interrupts**

# 6.1 What happens when an interrupt occurs?

- The CPU-core receives an interrupt request from the interrupt controller.
- As soon as the interrupts are enabled, the interrupt is accepted and executed.
- The CPU pushes R0-R3, R12, LR, Return Address and xPSR onto the current stack.
- The CPU loads the according EXC\_RETURN value into LR.
- The CPU switches to handler mode and main stack.
- The CPU jumps to the vector address delivered by the NVIC.
- The interrupt handler is processed.
- The interrupt handler ends with a return from interrupt.
- The CPU uses the EXC\_RETURN value in LR to switch back to the mode and stack which was active before the exception was entered.
- The CPU restores R0-R3, R12, LR, Return Address and xPSR from the stack and continues execution of the interrupted application.

# 6.2 Defining interrupt handlers in C

Interrupt handlers for Cortex-M cores are written as normal C-functions which do not take parameters and do not return any value. Interrupt handlers which call an embOS function need a prologue and an epilogue function as described in the generic manual and in the examples below.

#### **Example**

Simple interrupt routine:

```
static void _Systick(void) {
  OS_INT_EnterNestable(); // Inform embOS that interrupt code is running
  OS_TICK_Handle(); // May be interrupted
  OS_INT_LeaveNestable(); // Inform embOS that interrupt handler is left
}
```

# 6.3 Interrupt vector table

After reset, ARM Cortex-M CPUs use an initial interrupt vector table located in ROM at address  $0 \times 00$ . It contains the initial stack pointer as well as the addresses of all exception handlers, which are defined in a C source or assembly file in the CPU specific subdirectory. All interrupt handler function addresses have to be present in that file at compile time as long as the table is kept in ROM.

If the vector table is copied to RAM, however, interrupt handlers can be installed dynamically at runtime. To do so, the vector table base register inside the NVIC controller has to be initialized to point to the vector table base address in RAM.

### 6.3.1 Required embOS system interrupt handler

embOS for Cortex-M core needs two exception handlers which belong to the system itself,  $PendSV\_Handler()$  and  $SysTick\_Handler()$ . Both are delivered with embOS. When using your own interrupt vector table, ensure that they are referenced in the vector table.

#### Note

Some older BSPs used to name the PendSV ISR OS\_Exception() and thus need to rename it to PendSV\_Handler().

# 6.4 Interrupt-stack switching

Since Cortex-M core based controllers have two separate stack pointers and embOS utilizes the process stack pointer to execute tasks, there is no need to explicitly switch stacks inside interrupt routines, which utilize the main stack pointer. The routines <code>OS\_INT\_EnterIntS-tack()</code> and <code>OS\_INT\_LeaveIntStack()</code> are supplied for source code compatibility to other processors only and have no functionality.

# 6.5 Zero latency interrupts

ARM Cortex-M3, M4, M7 and M33 processors provide a mechanism to raise the interrupt priority level of the CPU in order to disable interrupts with a higher interrupt priority level (please note that lower priority numbers define a higher priority). When embOS needs to perform atomic operations, embos raises the interrupt priority level of the CPU to 128. All interrupt priorities from 0 to 127 are never disabled by embOS and thus named zero latency interrupts. To ensure that the operations are still atomic, embOS functions must not be called from within zero latency interrupts.

It is not possible to raise the interrupt priority level of the CPU for Cortex-M0, M0+, M1 and M23 processors. Thus, zero latency interrupts are not available on those processors.

#### Note

Please be aware with ARM Erratum 837070, embOS sets PRIMASK before writing to BASEPRI and unconditionally clears it afterwards. Therefore, zero latency interrupts are disabled for a few cycles when embOS dis- or enables embOS interrupts. Please refer to chapter ARM erratum 837070 for more details.

# 6.6 Interrupt priorities

The interrupt priority is any number between 0 and 255 as seen by the CPU core. With embOS and its own setup functions for the interrupt controller and priorities, there is no difference in the priority values regardless of the different preemption level of specific devices. Using the CMSIS functions to set up interrupt priorities requires different values for the priorities. These values depend on the number of preemption levels of the specific chip. A description is found in the chapter CMSIS.

# 6.6.1 Interrupt priorities with Cortex-M3, M4, M7 and M33 cores

Cortex-M3, M4, M7 and M23 supports up to 256 levels of programmable priority with a maximum of 128 levels of preemption. Most Cortex-M chips have fewer supported levels, for example 8, 16, 32, and so on. The chip designer can customize the chip to obtain the levels required. There is a minimum of 8 preemption levels. Every interrupt with a higher preemption level may preempt any other interrupt handler running on a lower preemption level. Interrupts with equal preemption level may not preempt each other. The interrupt priority is split into group priority and subpriority. The group priority determines the preemption level.

With introduction of zero latency interrupts, interrupt priorities usable for interrupts using embOS API functions are limited.

- Any interrupt handler using embOS API functions has to run with interrupt priorities from 128 to 255. These embOS interrupt handlers have to start with OS\_INT\_Enter() or OS\_INT\_EnterNestable() and have to end with OS\_INT\_Leave() or OS\_INT\_LeaveNestable().
- Any zero latency interrupt (running at priorities from 0 to 127) must not call any embOS API function. Even OS\_INT\_Enter() and OS\_INT\_Leave() must not be called.

• Interrupt handlers running at low priorities (from 128 to 255) not calling any embOS API function are allowed, but must not re-enable interrupts! The priority limit between embOS interrupts and zero latency interrupts is fixed to 128 and can only be changed by defining OS\_IPL\_THRESHOLD and recompiling the embOS libraries (or using embOS sources in your project)! This is done for efficiency reasons. The macro OS\_IPL\_THRESHOLD can be modified in OSCHIP.h or overwritten by project specific preprocessor settings. In case of doubt, please contact the embOS support.

#### Note

If you do not set an interrupt priority with  $\texttt{NVIC\_SetPriority}()$  or  $\texttt{OS\_ARM\_ISRSet-Prio}()$  the priority after reset is  $0 \times 00$  which is not a valid embOS interrupt priority but a zero latency interrupt.

# 6.6.2 Interrupt priorities with Cortex-M0, M0+, M1 and M23 cores

All Cortex-M0, M0+, M1 and M23 support 4 levels of programmable priority. Priority grouping is not available. Thus, the interrupt priority equals the preemption level. Every interrupt with a higher interrupt priority may preempt any other interrupt handler running with a lower interrupt priority. Interrupts with equal priority may not preempt each other.

All interrupt handlers may call embOS API irrespective of their priority. Any interrupt handler using embOS API functions has to start with <code>OS\_INT\_Enter()</code> or <code>OS\_INT\_EnterNestable()</code> and has to end with <code>OS\_INT\_Leave()</code> or <code>OS\_INT\_LeaveNestable()</code>.

### 6.6.3 Priority of the embOS scheduler

The embOS scheduler runs in the PendSV handler and on the lowest interrupt priority. The scheduler may be preempted by any other interrupt with higher preemption level. The application interrupts shall run on higher preemption levels to ensure short reaction time.

During initialization, the priority of the embOS scheduler is set to 0x03 for ARMv6-M and ARMv8-M Baseline and to 0xFF for ARMv7-M and ARMv8-M Mainline, which is the lowest preemption level regardless of the number of preemption levels.

#### Note

Applications that prevent the execution of the PendSV interrupt (e.g. by disabling interrupts via PRIMASK or via FAULTMASK on ARMv-7M, or by disabling interrupts via FAULTMASK on ARMv6-M) must not call any embOS API that would initiate a task switch.

#### Note

Applications must not change the priority of the PendSV interrupt.

# 6.6.4 Priority of the embOS system timer

The embOS system timer runs on the second lowest preemption level. Thus, the embOS timer may preempt the scheduler. Application interrupts which require fast reaction should run on a higher preemption level.

### 6.6.5 Priority of embOS software timers

The embOS software timer callback functions are called from the scheduler and run on the schedulers preemption level which is the lowest interrupt priority level. To ensure short reaction time of other interrupts, other interrupts should run on a higher preemption level and the software timer callback functions should be as short as possible.

# 6.6.6 Priority of application interrupts for Cortex-M0, M0+, M1 and M23 cores

Application interrupts using embOS functions may run on any priority. We recommend that application interrupts should run on a higher preemption level than the embOS scheduler, at least at the second lowest preemption level.

# 6.6.7 Priority of application interrupts for Cortex-M3, M4, M7 and M33 cores

Application interrupts using embOS functions may run on any priority level between 255 to 128. Interrupt handlers which require fast reaction may run on higher priorities than 128, but must not call any embOS function (zero latency interrupts). We recommend that application interrupts should run on a higher preemption level than the embOS scheduler, at least at the second lowest preemption level.

As the number of priority levels is chip specific, the second lowest preemption level varies depending on the chip. If the number of preemption levels is not documented, the second lowest preemption level can be set as follows, using embOS functions:

# 6.7 Interrupt nesting

The Cortex-M CPU uses a priority controlled interrupt scheduling which allows nesting of interrupts. Any interrupt or exception with a higher preemption level may interrupt an interrupt handler running on a lower preemption level when interrupts are enabled during execution of the interrupt service routine. An interrupt handler calling embOS functions has to start with an embOS prologue function that informs embOS that an interrupt handler is running. For any interrupt handler, the user may decide individually whether this interrupt handler may be preempted or not by choosing the prologue function <code>OS\_INT\_Enter()</code> or <code>OS\_INT\_EnterNestable()</code>. When <code>OS\_INT\_Enter()</code> is called it disables embOS interrupts, while <code>OS\_INT\_EnterNestable()</code> keeps interrupts enabled allowing the interrupt to be preempted by other interrupts with higher priority.

# 6.8 Interrupt enable behavior

# 6.8.1 Interrupt enable behavior with Cortex-M0, M0+, M1 and M23 cores

Calling OS\_INT\_Disable() on these architectures results in *PRIMASK* being set, effectively disabling embOS interrupts. An embOS API function is called after that call to OS\_INT\_Disable() may internally disable embOS interrupts by setting *PRIMASK* and, since the embOS interrupt disable counter is not set, will subsequently re-enable embOS interrupts by clearing *PRIMASK*. Therefore, upon returning from that embOS API function embOS interrupts are enabled although the application did not call OS\_INT\_Enable().

Since zero latency interrupts are not supported with these architectures, calling OS\_IN-T\_DisableAll() results in an identical behavior as calling OS\_INT\_Disable().

# 6.8.2 Interrupt enable behavior with Cortex-M3, M4, M7 and M33 cores

Calling OS\_INT\_Disable() on these architectures results in *BASEPRI* being set, effectively disabling embOS interrupts. An embOS API function may internally disable embOS interrupts by writing *OS\_IPL\_THRESHOLD* to *BASEPRI* and, since the embOS interrupt disable counter is not set, will subsequently re-enable embOS interrupts by clearing *BASEPRI*. Therefore, upon returning from that embOS API function embOS interrupts are enabled although the application did not call OS\_INT\_Enable().

Calling OS\_INT\_DisableAll() on these architectures results in *PRIMASK* being set, effectively disabling both embOS interrupts and zero latency interrupts. An embOS API function may internally disable embOS interrupts by writing *OS\_IPL\_THRESHOLD* to *BASEPRI* and, since the embOS interrupt disable counter is not set, will subsequently re-enable embOS interrupts by clearing *BASEPRI*. The value of *BASEPRI*, however, does not have any effect while *PRIMASK* is still set. Therefore, upon returning from that embOS API function both embOS interrupts and zero latency interrupts are still disabled.

# 6.9 Interrupt handling

For the Cortex-M core, which has a built-in vectored interrupt controller, embOS delivers additional functions to install and setup interrupt handler functions.

This API is not available in embOS library mode <code>OS\_LIBMODE\_SAFE</code>.

### 6.9.1 API functions

Routine	Description	main	Priv Task	Unpriv Task	ISR	SW Timer
OS_ARM_ISRInit()	Initializes the interrupt handling.	•	•			
OS_ARM_InstallISRHandler()	Sets an interrupt handler in the RAM vector table.	•	•			
OS_ARM_EnableISR()	Enables acceptance of a specific interrupt source.	•	•		•	•
OS_ARM_DisableISR()	Disables acceptance of a specific interrupt source.	•	•		•	•
OS_ARM_ISRSetPrio()	Sets the priority of a specific interrupt source.	•	•		•	•

### 6.9.1.1 OS\_ARM\_ISRInit()

#### **Description**

Initializes the interrupt handling.

#### **Prototype**

#### **Parameters**

Parameter	Description	
IsVectorTableInRAM	Defines the vector table location. $(0 = Flash, 1 = RAM)$	
NumInterrupts	Number of implemented interrupts.	
VectorTableBassAddr	Flash vector table base address.	
RAMVectorTableBassAd- dr	RAM vector table base address.	

#### **Additional information**

This function must be called before OS\_ARM\_InstallISRHandler(), OS\_ARM\_EnableISR(), OS\_ARM\_DisableISR() and OS\_ARM\_ISRSetPrio() can be called.

#### Note

Please note a RAM vector table can be used only if the device has a configurable VTOR implemented.

#### Example

```
void OS_InitHW(void) {
   OS_ARM_ISRInit(1u, 82, (OS_ISR_HANDLER**)__Vectors, (OS_ISR_HANDLER**)pRAMVectTable);
   OS_ARM_InstallISRHandler(OS_ISR_ID_TICK, OS_Systick);
   OS_ARM_ISRSetPrio(OS_ISR_ID_TICK, 0xE0u);
   OS_ARM_EnableISR(OS_ISR_ID_TICK);
}
```

### 6.9.1.2 OS\_ARM\_InstallISRHandler()

#### **Description**

Sets an interrupt handler in the RAM vector table. Does nothing when vector table is in Flash.

#### **Prototype**

```
OS_ISR_HANDLER *OS_ARM_InstallISRHandler(int ISRIndex, OS_ISR_HANDLER* pISRHandler);
```

#### **Parameters**

Parameter	Description	
ISRIndex	Index of the interrupt source which should be installed. Note that the index counts from 0 for the first entry in the vector table.	
pISRHandler	Address of the interrupt handler.	

#### Return value

Previous interrupt handler address in the vector table.

#### **Additional information**

OS\_ARM\_InstallISRHandler() copies the vector table from Flash to RAM when it is called for the first time and RAM vector table is enabled.

#### Note

Please note a RAM vector table can be used only if the device has a configurable VTOR implemented.

Note that the ISRIndex counts from 0 for the first entry in the vector table. The first peripheral index therefore has the ISRIndex 16, because the first peripheral interrupt vector is located after the 16 generic vectors in the vector table. This differs from index values used with CMSIS.

#### Example

```
void OS_InitHW(void) {
   OS_ARM_ISRInit(1u, 82, (OS_ISR_HANDLER**)__Vectors, (OS_ISR_HANDLER**)pRAMVectTable);
   OS_ARM_InstallISRHandler(OS_ISR_ID_TICK, OS_Systick);
   OS_ARM_ISRSetPrio(OS_ISR_ID_TICK, 0xE0u);
   OS_ARM_EnableISR(OS_ISR_ID_TICK);
}
```

### 6.9.1.3 OS\_ARM\_EnableISR()

#### **Description**

Enables acceptance of a specific interrupt source.

#### **Prototype**

void OS\_ARM\_EnableISR(int ISRIndex);

#### **Parameters**

Parameter	Description		
ISRIndex	Index of the interrupt source which should be enabled. Note that the index counts from 0 for the first entry in the vector table.		

#### **Additional information**

This function just enables the interrupt inside the interrupt controller. It does not enable the interrupt of any peripherals. This has to be done elsewhere.

Note that the ISRIndex counts from 0 for the first entry in the vector table. The first peripheral index therefore has the ISRIndex 16, because the first peripheral interrupt vector is located after the 16 generic vectors in the vector table. This differs from index values used with CMSIS.

### 6.9.1.4 OS\_ARM\_DisableISR()

#### **Description**

Disables acceptance of a specific interrupt source.

#### **Prototype**

void OS\_ARM\_DisableISR(int ISRIndex);

#### **Parameters**

Parameter	Description		
ISRIndex	Index of the interrupt source which should be disabled. Note that the index counts from 0 for the first entry in the vector table.		

#### **Additional information**

This function just disables the interrupt in the interrupt controller. It does not disable the interrupt of any peripherals. This has to be done elsewhere.

Note that the ISRIndex counts from 0 for the first entry in the vector table. The first peripheral index therefore has the ISRIndex 16, because the first peripheral interrupt vector is located after the 16 generic vectors in the vector table. This differs from index values used with CMSIS.

### 6.9.1.5 OS\_ARM\_ISRSetPrio()

#### **Description**

Sets the priority of a specific interrupt source.

#### **Prototype**

#### **Parameters**

Parameter	Description	
ISRIndex	Index of the interrupt source which should be modified. Not that the index counts from 0 for the first entry in the vector table.	
Prio	The priority which should be set for the specified interrupt source. Prio ranges from 0 (highest priority) to 255 (lower priority).	

#### Additional information

The priority value is independent of the chip-specific preemption levels. Any value between 0 and 255 can be used, were 255 always is the lowest priority and 0 is the highest priority. The function can be called to set the priority for all interrupt sources, regardless of whether embOS is used or not in the specified interrupt handler. Note that interrupt handlers running on priorities from 127 or higher must not call any embOS function.

Note that the ISRIndex counts from 0 for the first entry in the vector table. The first peripheral index therefore has the ISRIndex 16, because the first peripheral interrupt vector is located after the 16 generic vectors in the vector table. This differs from index values used with CMSIS.

#### Note

Please note there are Arm core specific restrictions when you must not change the exception priority. For more information, please have a look in the according Arm Architecture Reference Manual.

# Chapter 7 CMSIS

### 7.1 Introduction

ARM introduced the Cortex Microcontroller Software Interface Standard (CMSIS) as a vendor independent hardware abstraction layer for simplifying software re-use. The standard enables consistent and simple software interfaces to the processor, for peripherals, for real time operating systems as embOS and other middleware. As SEGGER is one of the CMSIS partners, embOS for Cortex-M is fully CMSIS compliant. embOS comes with a generic CMSIS start project which should run on any Cortex-M3 CPU. All other start projects, even those not based on CMSIS, are also fully CMSIS compliant and can be used as starting points for CPU specific CMSIS projects. How to use the generic project and adding vendor specific files to this or other projects is explained in the following chapters.

# 7.2 The generic CMSIS start project

The folder Start\BoardSupport\CMSIS contains a generic CMSIS start project that should run on any ARMv7-M core. The subfolder DeviceSupport\ contains the device specific source and header files which have to be replaced by the device specific files of the vendor to make the CMSIS sample start project device specific.

# 7.3 Device specific files needed for embOS with CMSIS

- Device.h: Contains the device specific exception and interrupt numbers and names. embOS needs the Cortex-M generic exception numbers PendSV\_IRQn and SysTick\_IRQn, as well as the exception names PendSV\_Handler and SysTick\_Handler, which are vendor independent and common for all devices. The sample file delivered with embOS does not contain any peripheral interrupt vector numbers and names as those are not needed by embOS. To make the embOS CMSIS sample device specific and allow usage of peripheral interrupts, this file has to be replaced by the one which is delivered from the CPU vendor.
- system\_Device.h: Declares at least the two required system timer functions which are used to initialize the CPU clock system and one variable which allows the application software to retrieve information about the current CPU clock speed. The names of the clock controlling functions and variables are defined by the CMSIS standard and are therefore identical in all vendor specific implementations.
- system\_Device.c: Implements the core specific functions to initialize the CPU, at least to initialize the core clock. The sample file delivered with embOS contains empty dummy functions and has to be replaced by the vendor specific file which contains the initialization functions for the core.
- startup\_Device.s: The startup file which contains the initial reset sequence and contains exception handler and peripheral interrupt handler for all interrupts. The handler functions are declared weak, so they can be overwritten by the application which implements the application specific handler functionality. The sample which comes with embOS only contains the generic exception vectors and handler and has to be replaced by the vendor specific startup file.

#### **Startup code requirements:**

The reset handler must call the <code>systemInit()</code> function which is delivered with the core specific system functions. When using an ARMv7 CPU which may have a VFP floating point unit equipped, please ensure that the reset handler activates the VFP and VFP support is selected in the project options. When VFP support is not selected, the VFP should not be switched on. Otherwise, the <code>SystemInit()</code> function delivered from the device vendor should also honor the project settings and enable the VFP or keep it disabled according the project settings. Using CMSIS compliant startup code from the chip vendors may require modification if it enables the VFP unconditionally.

# 7.4 Device specific functions/variables needed for embOS with CMSIS

The embOS system timer is triggered by the Cortex-M generic system timer. The correct core clock and pll system is device specific and has to be initialized by a low level init function called from the startup code. embOS calls the CMSIS function  ${\tt SysTick\_Config()}$  to set up the system timer. The function relies on the correct core clock initialization performed by the low level initialization function  ${\tt SystemInit()}$  and the value of the core clock frequency which has to be written into the  ${\tt SystemCoreClock}$  variable during initialization or after calling  ${\tt SystemCoreClockUpdate()}$ .

• systemInit(): The system init function is delivered by the vendor specific CMSIS library and is normally called from the reset handler in the startup code. The system init

- function has to initialize the core clock and has to write the CPU frequency into the global variable SystemCoreClock.
- systemCoreClock: Contains the current system core clock frequency and is initialized by the low level initialization function SystemInit() during startup. embOS for CMSIS relies on the value in this variable to adjust its own timer and all time related functions. Any other files or functions delivered with the vendor specific CMSIS library may be used by the application, but are not required for embOS.

# CMSIS generic functions needed for embOS with **CMSIS**

The embOS system timer is triggered by the Cortex-M generic system timer which has to be initialized to generate periodic interrupts in a specified interval. The configuration function SysTick\_Config() for the system timer relies on correct initialization of the core clock system which is performed during startup.

- SystemCoreClockUpdate(): This CMSIS function has to update the SystemCoreClock variable according the current system timer initialization. The function is device specific and may be called before the SystemCoreClock variable is accessed or any function which relies on the correct setting of the system core clock variable is called. embOS calls this function during the hardware initialization function OS\_InitHW() before the system timer is initialized.
- SysTick\_Config(): This CMSIS generic function is declared an implemented in the core\_cm\*.h file. It initializes and starts the SysTick counter and enables the SysTick interrupt. For embOS it is recommended to run the SysTick interrupt at the second lowest preemption priority. Therefore, after calling the SysTick\_Config() function from OS\_InitHW(), the priority is set to the second lowest preemption priority ba a call of NVIC\_SetPriority(). The embOS function OS\_InitHW() has to be called after initialization of embOS during main and is implemented in the RTOSInit\*.c file.
- SysTick\_Handler(): The embOS timer interrupt handler, called periodically by the interrupt generated from the SysTick timer. The SysTick\_Handler is declared weak in the CMSIS startup code and is replaced by the embOS Systick\_Handler function implemented in RTOSInit\*.c which comes with the embOS start project.
- PendSV\_Handler(): The embOS scheduler entry function. It is declared weak in the CMSIS startup code and is replaced by the embOS internal function contained in the embOS library. The embOS initialization code enables the PendSV exception and initializes the priority. The application MUST NOT change the PendSV priority.

#### Customizing the embOS CMSIS generic start 7.6 project

The embOS CMSIS generic start project should run on every ARMv7-M CPU. As the generic device specific functions delivered with embOS do not initialize the core clock system and the PLL, the timing is not correct, a real CPU will run very slow. To run the sample project on a specific CPU, replace all files in the <code>DeviceSupport</code>\ folder by the versions delivered by the CPU vendor. The vendor and CPU specific files should be found in the CMSIS release package, or are available from the core vendor. No other changes are necessary on the start project or any other files.

To run the generic CMSIS start project on an ARMv6-M, you have to replace the embOS libraries with libraries for ARMv6-M and have to add the specific vendor files.

#### 7.7 Adding CMSIS to other embOS start projects

All CPU specific start projects are fully CMSIS compatible. If required or wanted in the application, the CMSIS files for the specific CPU may be added to the project without any modification on existing files. Note that the OS InitHW() function in the RTOSInit file initialize the core clock system and pll of the specific CPU. The system clock frequency and core clock frequency are defined in the RTOSInit file. If the application needs access to the SystemCoreClock, the core specific CMSIS startup code and core specific initialization function SystemInit has to be included in the project. In this case, OS\_InitHW() function in RTOSInit may be replaced, or the CMSIS generic RTOSInit\_CMSIS.c file may be used in the project.

### 7.7.1 Differences between embOS projects and CMSIS

Several embOS start projects are not based on CMSIS but are fully CMSIS compliant and can be mixed with CMSIS libraries from the device vendors. Switching from embOS to CMSIS, or mixing embOS with CMSIS functions is possible without problems, but may require some modification when the interrupt controller setup functions from CMSIS shall be used instead of the embOS functions.

### 7.7.1.1 Different peripheral ID numbers

Using CMSIS, the peripheral IDs to setup the interrupt controller start from 0 for the first peripheral interrupt. With embOS, the first peripheral is addressed with ID number 16. embOS counts the first entry in the interrupt vector table from 0, so, the first peripheral interrupt following the 16 Cortex system interrupt entries, is 16. When the embOS functions should be replaced by the CMSIS functions, this correction has to be taken into account, or if available, the symbolic peripheral id numbers from the CPU specific CMSIS device header file may be used with CMSIS. Note that using these IDs with the embOS functions will work only, when 16 is added to the IDs from the CMSIS device header files.

#### 7.7.1.2 Different interrupt priority values

Using embOS functions, the interrupt priority value ranges from 0 to 255 and is written into the NVIC control registers as is, regardless of the number of implemented priority bits. 255 is the lowest priority, 0 is the highest priority. Using CMSIS, the range of interrupt priority levels used to setup the interrupt controller depends on the number of priority bits implemented in the specific CPU. The number of priority bits for the specific device shall be defined in the device specific CMSIS header file as \_\_NVIC\_PRIO\_BITS. If it is not defined in the device specific header files, a default of 4 is set in the generic CMSIS core header file. A CPU with 4 priority bits supports up to 16 preemption levels. With CMSIS, the range of interrupt priorities for this CPU would be 0 to 15, where 0 is the highest priority and 15 is the lowest. To convert an embOS priority value into a value for the CMSIS functions, the value has to be shifted to the right by (8 - \_\_NVIC\_PRIO\_BITS). To convert an CMSIS value for the interrupt priority into the value used with the embOS functions, the value has to be shifted to the left by (8 - \_\_NVIC\_PRIO\_BITS). In any case, half of the priorities with lower values (from zero) are high priorities which must not be used with any interrupt handler using embOS functions.

# 7.8 Interrupt and exception handling with CMSIS

The embOS CPU specific projects come with CPU specific vector tables and empty exception and interrupt handlers for the specific CPU. All handlers are named according the names of the CMSIS device specific handlers and are declared weak and can be replaced by an implementation in the application source files. The CPU specific vector table and interrupt handler functions in the embOS start projects can be replaced by the CPU specific CMSIS startup file of the CPU vendor without any modification on other files in the project. embOS uses the two Cortex-M generic exceptions PendSV and SysTick and delivers its own handler functions to handle these exceptions. All peripheral interrupts are device specific and are not used with embOS except for profiling support and system analysis with embOSView using a UART.

# 7.8.1 Enable and disable interrupts

The generic CMSIS functions  $\text{NVIC\_EnableIRQ()}$  and  $\text{NVIC\_DisableIRQ()}$  can be used instead of the embOS functions  $\text{OS\_ARM\_EnableISR()}$  and  $\text{OS\_ARM\_DisableISR()}$  functions. Note that the CMSIS functions use different peripheral ID indices to address the specific interrupt number. embOS counts from 0 for the first entry in the interrupt vector table, CMSIS counts from 0 for the first peripheral interrupt vector, which is ID number 16 for the embOS functions. About these differences, please refer to Different peripheral ID numbers on page 54. To enable and disable interrupts in general, the embOS functions  $\text{OS\_IN-T\_IncDI()}$  and  $\text{OS\_INT\_DecRI()}$  or other embOS functions described in the generic embOS manual should be used instead of the intrinsic functions from the CMSIS library.

### 7.8.2 Setting the Interrupt priority

With CMSIS, the CMSIS generic function <code>NVIC\_SetPriority()</code> can be used instead of the <code>OS\_ARM\_ISRSetPrio()</code> function. Note that with the CMSIS function, the range of valid interrupt priority values depends on the number of priority bits defined and implemented for the specific device. The number of priority bits for the specific device shall be defined in the device specific CMSIS header file as <code>\_\_NVIC\_PRIO\_BITS</code>. If it is not defined in the device specific header files, a default of 4 is set in the generic CMSIS core header file. A CPU with 4 priority bits supports up to 16 preemption levels. With CMSIS, the range of interrupt priorities for this CPU would be 0 to 15, where 0 is the highest priority and 15 is the lowest. About interrupt priorities in an embOS project, please refer to <code>Interrupt priorities</code> on page 40 and <code>Interrupt nesting</code> on page 42, about the differences between interrupt priority and ID values used to setup the NVIC controller, please refer to <code>Different interrupt priority values</code> on page 54.

# **Chapter 8**

# Floating Point (FP) support

# 8.1 ARM Floating-point Extension

Some Cortex-M4, Cortex-M7 and Cortex-M33 processors implement the ARMv7-M/ARMv8-M Floating-point Extension, providing a Floating Point Unit (FPU).

When selecting such CPU and activating floating-point support in the IDE's project options, the compiler and linker will generate efficient code that uses the FPU when floating-point calculations are performed in the application. With embOS, the FPU registers are automatically saved and restored during preemptive and cooperative task switches. For efficiency reasons, embOS does not save and restore the FPU registers for tasks that did not use the FPU.

# 8.2 Using embOS libraries with floating-point support

When floating-point support is selected as project option, an embOS library with floating-point support must be used in the project. embOS libraries with floating-point support require that the FPU is switched on during startup and remains switched on during program execution. When using a customized startup code, ensure that the FPU is switched on during startup and that the ASPEN and LSPEN bits of the Floating-point Context Control Register (FPCCR) are not cleared (their reset value is 1 and embOS expects them to remain set).

In <code>OS\_Init()</code>, a debug build of embOS checks whether the FPU was switched on and the <code>FPCCR.ASPEN</code> and <code>FPCCR.LSPEN</code> bits are set: If any of these conditions is not met, embOS calls <code>OS\_Error()</code> with error code <code>OS\_ERR\_FPU\_NOT\_ENABLED</code>.

# 8.3 Using the FPU in interrupt service routines

Using the FPU in interrupt service routines does not require any additional functions in order to save and restore the FPU registers, since these are automatically saved and restored by hardware.

# 8.4 FPU default behavior

The behavior of the ARM FPU is controlled by different flags in the <code>Floating-point Status</code> and <code>Control Register (FPSCR)</code>. Each time a new floating-point context is generated, the <code>FPSCR</code> is loaded with default values stored in the <code>Floating-point Default Status</code> and <code>Control Register (FPDSCR)</code>. The <code>FPDSCR</code> is initialized in <code>OS\_Init()</code> using the value <code>Ox020000000</code>, thereby setting the <code>Default NaN mode control bit</code> to 1. If a different default <code>FPU behavior</code> is desired, <code>FPDSCR may be modified after OS\_Init()</code> was executed.

# 8.5 GCC FP compiler options

The GCC compiler uses the compiler option -mfloat-abi=name to specify which floating-point ABI to use. Permissible values are soft, softfp, and hard.

- soft causes GCC to generate output containing library calls for floating-point operations.
- softfp allows the generation of code using hardware floating-point instructions, but still uses the soft-float calling conventions.
- hard allows generation of floating-point instructions and uses FPU-specific calling conventions.

With embOS object code, please ensure the library in use matches the configured ABI for your project.

# **Chapter 9**

# RTT and SystemView

### 9.1 **SEGGER Real Time Transfer**

With SEGGER's Real Time Transfer (RTT) it is possible to output information from the target microcontroller as well as sending input to the application at a very high speed without affecting the target's real time behavior. SEGGER RTT can be used with any J-Link model and any supported target processor which allows background memory access.

RTT is included with many embOS start projects. These projects are by default configured to use RTT for debug output. Some IDEs, such as SEGGER Embedded Studio, support RTT and display RTT output directly within the IDE. In case the used IDE does not support RTT, SEGGER's J-Link RTT Viewer, J-Link RTT Client, and J-Link RTT Logger may be used instead to visualize your application's debug output.

For more information on SEGGER Real Time Transfer, refer to segger.com/jlink-rtt.

# 9.2 SEGGER SystemView

SEGGER SystemView is a real-time recording and visualization tool to gain a deep understanding of the runtime behavior of an application, going far beyond what debuggers are offering. The SystemView module collects and formats the monitor data and passes it to RTT.

SystemView is included with many embOS start projects. These projects are by default configured to use SystemView in debug builds. The associated PC visualization application, SystemView, is not shipped with embOS. Instead, the most recent version of that application is available for download from our website.

SystemView is initialized by calling <code>SEGGER\_SYSVIEW\_Conf()</code> on the target microcontroller. This call is performed within <code>OS\_InitHW()</code> of the respective <code>RTOSInit\*.c</code> file. As soon as this function was called, the connection of the SystemView desktop application to the target can be started. In order to remove SystemView from the target application, remove the <code>SEGGER\_SYSVIEW\_Conf()</code> call, the <code>SEGGER\_SYSVIEW.h</code> include directive as well as any other reference to <code>SEGGER\_SYSVIEW\_\*</code> like <code>SEGGER\_SYSVIEW\_TickCnt</code>.

For more information on SEGGER SystemView and the download of the SystemView desktop application, refer to <a href="mailto:segger.com/systemview">segger.com/systemview</a>.

#### Note

SystemView uses embOS timing API to get at start the current system time. This requires that OS\_TIME\_ConfigSysTimer() was called before SEGGER\_SYSVIEW\_Start() is called or the SystemView PC application is started.

# **Chapter 10**

# **Technical data**

# 10.1 Resource Usage

The memory requirements of embOS-Ultra (RAM and ROM) differs depending on the used features, CPU, compiler, and library model. The following values are measured using embOS library mode  $OS_LIBMODE_XR$ .

Module	Memory type	Memory requirements
embOS kernel	ROM	~2100 bytes
embOS kernel	RAM	~144 bytes
Task control block	RAM	48 bytes
Software timer	RAM	32 bytes
Task event	RAM	0 bytes
Event object	RAM	12 bytes
Mutex	RAM	16 bytes
Semaphore	RAM	8 bytes
RWLock	RAM	28 bytes
Mailbox	RAM	24 bytes
Queue	RAM	32 bytes
Watchdog	RAM	24 bytes
Fixed Block Size Memory Pool	RAM	32 bytes