


# *embOS*

Real-Time  
Operating System

CPU & Compiler  
specifics for Cortex M  
using ARM DS-5



Document: UM01050  
Software version 3.88f  
Revision: 0  
Date: October 4, 2013



A product of SEGGER Microcontroller GmbH & Co. KG

[www.segger.com](http://www.segger.com)

## **Disclaimer**

Specifications written in this document are believed to be accurate, but are not guaranteed to be entirely free of error. The information in this manual is subject to change for functional or performance improvements without notice. Please make sure your manual is the latest edition. While the information herein is assumed to be accurate, SEGGER Microcontroller GmbH & Co. KG (SEGGER) assumes no responsibility for any errors or omissions. SEGGER makes and you receive no warranties or conditions, express, implied, statutory or in any communication with you. SEGGER specifically disclaims any implied warranty of merchantability or fitness for a particular purpose.

## **Copyright notice**

You may not extract portions of this manual or modify the PDF file in any way without the prior written permission of SEGGER. The software described in this document is furnished under a license and may only be used or copied in accordance with the terms of such a license.

© 2010 - 2013 SEGGER Microcontroller GmbH & Co. KG SEGGER Microcontroller GmbH & Co. KG, Hilden / Germany

## **Trademarks**

Names mentioned in this manual may be trademarks of their respective companies.

Brand and product names are trademarks or registered trademarks of their respective holders.

## **Contact address**

SEGGER Microcontroller GmbH & Co. KG

In den Weiden 11

D-40721 Hilden

Germany

Tel. +49 2103-2878-0

Fax. +49 2103-2878-28

E-mail: [support@segger.com](mailto:support@segger.com)

Internet: <http://www.segger.com>

## Manual versions

This manual describes the current software version. If any error occurs, inform us and we will try to assist you as soon as possible.  
Contact us for further information on topics or routines not yet specified.

Print date: October 4, 2013

| Software | Revision | Date   | By | Description    |
|----------|----------|--------|----|----------------|
| 3.88f    | 0        | 131002 | TS | First version. |



# About this document

---

## Assumptions

This document assumes that you already have a solid knowledge of the following:

- The software tools used for building your application (assembler, linker, C compiler)
- The C programming language
- The target processor
- DOS command line

If you feel that your knowledge of C is not sufficient, we recommend *The C Programming Language* by Kernighan and Richie (ISBN 0-13-1103628), which describes the standard in C-programming and, in newer editions, also covers the ANSI C standard.

## How to use this manual

This manual explains all the functions and macros that the product offers. It assumes you have a working knowledge of the C language. Knowledge of assembly programming is not required.

## Typographic conventions for syntax

This manual uses the following typographic conventions:

| Style             | Used for                                                                                                                 |
|-------------------|--------------------------------------------------------------------------------------------------------------------------|
| Body              | Body text.                                                                                                               |
| Keyword           | Text that you enter at the command-prompt or that appears on the display (that is system functions, file- or pathnames). |
| Parameter         | Parameters in API functions.                                                                                             |
| Sample            | Sample code in program examples.                                                                                         |
| Sample comment    | Comments in programm examples.                                                                                           |
| Reference         | Reference to chapters, sections, tables and figures or other documents.                                                  |
| <b>GUIElement</b> | Buttons, dialog boxes, menu names, menu commands.                                                                        |
| <b>Emphasis</b>   | Very important sections.                                                                                                 |

**Table 2.1: Typographic conventions**



**SEGGER Microcontroller GmbH & Co. KG** develops and distributes software development tools and ANSI C software components (middleware) for embedded systems in several industries such as telecom, medical technology, consumer electronics, automotive industry and industrial automation.

SEGGER's intention is to cut software development time for embedded applications by offering compact flexible and easy to use middleware, allowing developers to concentrate on their application.

Our most popular products are emWin, a universal graphic software package for embedded applications, and embOS, a small yet efficient real-time kernel. emWin, written entirely in ANSI C, can easily be used on any CPU and most any display. It is complemented by the available PC tools: Bitmap Converter, Font Converter, Simulator and Viewer. embOS supports most 8/16/32-bit CPUs. Its small memory footprint makes it suitable for single-chip applications.

Apart from its main focus on software tools, SEGGER develops and produces programming tools for flash micro controllers, as well as J-Link, a JTAG emulator to assist in development, debugging and production, which has rapidly become the industry standard for debug access to ARM cores.


**Corporate Office:**

<http://www.segger.com>

**United States Office:**

<http://www.segger-us.com>

## EMBEDDED SOFTWARE (Middleware)



**emWin**

**Graphics software and GUI**

emWin is designed to provide an efficient, processor- and display controller-independent graphical user interface (GUI) for any application that operates with a graphical display.



**embOS**

**Real Time Operating System**

embOS is an RTOS designed to offer the benefits of a complete multitasking system for hard real time applications with minimal resources.



**embOS/IP**

**TCP/IP stack**

embOS/IP a high-performance TCP/IP stack that has been optimized for speed, versatility and a small memory footprint.



**emFile**

**File system**

emFile is an embedded file system with FAT12, FAT16 and FAT32 support. Various Device drivers, e.g. for NAND and NOR flashes, SD/MMC and Compact-Flash cards, are available.



**USB-Stack**

**USB device/host stack**

A USB stack designed to work on any embedded system with a USB controller. Bulk communication and most standard device classes are supported.

## SEGGER TOOLS

**Flasher**

**Flash programmer**

Flash Programming tool primarily for micro controllers.

**J-Link**

**JTAG emulator for ARM cores**

USB driven JTAG interface for ARM cores.

**J-Trace**

**JTAG emulator with trace**

USB driven JTAG interface for ARM cores with Trace memory. supporting the ARM ETM (Embedded Trace Macrocell).

**J-Link / J-Trace Related Software**

Add-on software to be used with SEGGER's industry standard JTAG emulator, this includes flash programming software and flash breakpoints.



# Table of Contents

|         |                                                             |    |
|---------|-------------------------------------------------------------|----|
| 1       | Build your own application .....                            | 9  |
| 1.1     | Introduction.....                                           | 10 |
| 1.2     | Required files for an embOS for Cortex M.....               | 11 |
| 1.3     | Change library mode.....                                    | 12 |
| 1.4     | Select another CPU .....                                    | 13 |
| 2       | Using embOS for Cortex M.....                               | 15 |
| 2.1     | Installation .....                                          | 16 |
| 2.2     | First steps .....                                           | 17 |
| 2.3     | The example application Start_2Tasks.c .....                | 20 |
| 2.4     | Stepping through the sample application .....               | 21 |
| 3       | Cortex M version specifics .....                            | 25 |
| 3.1     | CPU modes .....                                             | 26 |
| 3.2     | Available libraries .....                                   | 27 |
| 3.2.1   | Naming conventions for prebuilt libraries .....             | 28 |
| 4       | Compiler specifics.....                                     | 31 |
| 4.1     | Standard system libraries .....                             | 32 |
| 4.2     | Thread-safe system libraries .....                          | 32 |
| 4.3     | Vector Floating Point support VFPv4 .....                   | 33 |
| 4.3.1   | OS_ExtendTaskContext_VFP().....                             | 33 |
| 4.3.2   | Using embOS libraries with VFP support.....                 | 33 |
| 4.3.3   | Using the VFP in interrupt service routines .....           | 34 |
| 4.3.3.1 | OS_VFP_Save().....                                          | 34 |
| 4.3.3.2 | OS_VFP_Restore().....                                       | 34 |
| 5       | Stacks .....                                                | 37 |
| 5.1     | Task stack for Cortex M.....                                | 38 |
| 5.2     | System stack for Cortex M.....                              | 39 |
| 5.3     | Interrupt stack for Cortex M.....                           | 40 |
| 6       | Interrupts.....                                             | 41 |
| 6.1     | What happens when an interrupt occurs?.....                 | 42 |
| 6.2     | Defining interrupt handlers in C.....                       | 43 |
| 6.3     | Interrupt vector table.....                                 | 44 |
| 6.4     | Interrupt-stack switching.....                              | 45 |
| 6.5     | Fast interrupts .....                                       | 46 |
| 6.5.1   | Fast interrupts with Cortex M0.....                         | 46 |
| 6.5.2   | Fast interrupts with Cortex M3.....                         | 46 |
| 6.6     | Interrupt priorities .....                                  | 47 |
| 6.6.1   | Interrupt priorities with Cortex M0 core .....              | 47 |
| 6.6.2   | Interrupt priorities with Cortex M3 core .....              | 47 |
| 6.6.3   | Priority of the embOS scheduler .....                       | 47 |
| 6.6.4   | Priority of the embOS system timer.....                     | 47 |
| 6.6.5   | Priority of embOS software timers.....                      | 47 |
| 6.6.6   | Priority of application interrupts for Cortex M0 core ..... | 48 |
| 6.6.7   | Priority of application interrupts for Cortex M3 core ..... | 48 |
| 6.6.8   | Priority grouping for Cortex M3 core .....                  | 48 |

|           |                                                                       |           |
|-----------|-----------------------------------------------------------------------|-----------|
| 6.7       | Interrupt nesting.....                                                | 49        |
| 6.7.1     | OS_EnterInterrupt() .....                                             | 49        |
| 6.7.2     | OS_EnterNestableInterrupt() .....                                     | 49        |
| 6.7.3     | Required embOS system interrupt handler.....                          | 50        |
| 6.7.3.1   | OS_Exception() the scheduler entry.....                               | 50        |
| 6.7.3.2   | OS_Systick() the embOS system timer handler .....                     | 50        |
| 6.8       | Interrupt handling with vectored interrupt controller .....           | 51        |
| 6.8.1     | OS_ARM_EnableISR(): Enable specific interrupt .....                   | 51        |
| 6.8.2     | OS_ARM_DisableISR(): Disable specific interrupt.....                  | 51        |
| 6.8.3     | OS_ARM_ISRSetPrio(): Set priority of specific interrupt.....          | 51        |
| 6.8.4     | High priority non maskable exceptions .....                           | 52        |
| <b>7</b>  | <b>CMSIS.....</b>                                                     | <b>53</b> |
| 7.1       | The generic CMSIS start projects.....                                 | 54        |
| 7.2       | Device specific files needed for embOS with CMSIS.....                | 55        |
| 7.3       | Device specific functions/variables needed for embOS with CMSIS ..... | 56        |
| 7.4       | CMSIS generic functions needed for embOS with CMSIS.....              | 57        |
| 7.5       | Customizing the embOS CMSIS generic start project.....                | 58        |
| 7.6       | Adding CMSIS to other embOS start projects .....                      | 59        |
| 7.7       | Interrupt and exception handling with CMSIS.....                      | 60        |
| 7.8       | Enable and disable interrupts.....                                    | 61        |
| 7.9       | Setting the Interrupt priority.....                                   | 62        |
| <b>8</b>  | <b>Using embOSView with Cortex M.....</b>                             | <b>63</b> |
| 8.1       | Enable communication to embOSView.....                                | 64        |
| 8.2       | Select the communication channel in the start project.....            | 65        |
| 8.2.1     | Select a UART for communication .....                                 | 65        |
| 8.2.2     | Select J-Link for communication .....                                 | 65        |
| 8.3       | Setup embOSView for communication .....                               | 66        |
| 8.3.1     | Select a UART for communication .....                                 | 66        |
| 8.3.2     | Select J-Link for communication .....                                 | 66        |
| 8.3.3     | Use J-Link for communication and debugging in parallel .....          | 67        |
| 8.3.4     | Restrictions for using J-Link with embOSView.....                     | 67        |
| <b>9</b>  | <b>STOP / WAIT Mode .....</b>                                         | <b>69</b> |
| 9.1       | Introduction .....                                                    | 70        |
| <b>10</b> | <b>Technical data.....</b>                                            | <b>71</b> |
| 10.1      | Memory requirements.....                                              | 72        |
| <b>11</b> | <b>Files shipped with embOS .....</b>                                 | <b>73</b> |



# Chapter 3

## Build your own application

---

This chapter provides all information to setup your own embOS project.

## 3.1 Introduction

To build your own application, you should always start with one of the supplied sample workspaces and projects. Therefore, select an embOS workspace as described in First steps on page 9 and modify the project to fit your needs. Using a sample project as starting point has the advantage that all necessary files are included and all settings for the project are already done.

## 3.2 Required files for an embOS for Cortex M

To build an application using embOS, the following files from your embOS distribution are required and have to be included in your project:

- `RTOS.h` from subfolder `Inc\`.  
This header file declares all embOS API functions and data types and has to be included in any source file using embOS functions.
- `RTOSInit_*.c` from one target specific **BoardSupport\<<Manufacturer>\<MCU>\** subfolder.  
It contains hardware-dependent initialization code for embOS. It initializes the system timer, timer interrupt and optional communication for embOSView via UART or JTAG.
- One embOS library from the subfolder `Lib\`.
- `OS_Error.c` from one target specific subfolder **BoardSupport\<<Manufacturer>\<MCU>\**.  
The error handler is used if any library other than Release build library is used in your project.
- Additional low level init code may be required according to CPU.

When you decide to write your own startup code or use a `__low_level_init()` function, ensure that non-initialized variables are initialized with zero, according to C standard. This is required for some embOS internal variables.

Also ensure, that `main()` is called with the CPU running in supervisor or system mode.

Your `main()` function has to initialize embOS by a call of `OS_InitKern()` and `OS_InitHW()` prior any other embOS functions are called.

You should then modify or replace the `Start_2Task.c` source file in the subfolder `Application\`.

## 3.3 Change library mode

For your application you might want to choose another library. For debugging and program development you should use an embOS-debug library. For your final application you may wish to use an embOS-release library or a stack check library.

Therefore you have to select or replace the embOS library in your project or target:

- If your selected library is already available in your project, just select the appropriate configuration.
- To add a library, you may add a new `Lib` group to your project and add this library to the new group. Exclude all other library groups from build, delete unused `Lib` groups or remove them from the configuration.
- Check and set the appropriate `OS_LIBMODE_*` define as preprocessor option and/or modify the `OS_Config.h` file accordingly.

## 3.4 Select another CPU

embOS contains CPU-specific code for various Cortex M CPUs. Manufacturer- and CPU specific sample start workspaces and projects are located in the subfolders of the **BoardSupport** folder. To select a CPU which is already supported, just select the appropriate workspace from a CPU specific folder.

If your Cortex M CPU is currently not supported, examine all `RTOSInit` files in the CPU-specific subfolders and select one which almost fits your CPU. You may have to modify `OS_InitHW()`, `OS_COM_Init()`, and the interrupt service routines for embOS timer tick and communication to embOSView.



# Chapter 1

## Using embOS for Cortex M

---

This chapter describes how to start with and use embOS for Cortex M cores and ARM DS-5. You should follow these steps to become familiar with embOS.

## 1.1 Installation

embOS is shipped on CD-ROM or as a zip-file in electronic form.

To install it, proceed as follows:

If you received a CD, copy the entire contents to your hard-drive into any folder of your choice. When copying, keep all files in their respective sub directories. Make sure the files are not read only after copying. If you received a zip-file, extract it to any folder of your choice, preserving the directory structure of the zip-file.

Assuming that you are using the ARM DS-5 to develop your application, no further installation steps are required. You will find a lot of prepared sample start projects, which you should use and modify to write your application. So follow the instructions of section *First steps* on page 17.

You should do this even if you do not intend to use ARM DS-5 for your application development to become familiar with embOS.


If you will not work with the embedded workbench, you should: Copy either all or only the library-file that you need to your work-directory. This has the advantage that when you switch to an updated version of embOS later in a project, you do not affect older projects that use embOS also. embOS does in no way rely on the ARM DS-5 IDE, it may be used without the project manager using batch files or a make utility without any problem.



## 1.2 First steps


After installation of embOS you can create your first multitasking application. You received several ready to go sample start workspaces and projects and every other files needed in the subfolder **Start**. It is a good idea to use one of them as a starting point for all of your applications. The subfolder **BoardSupport** contains the workspaces and projects which are located in manufacturer- and CPU-specific subfolders.

For the first step, you may use the project for ST STM32F103 CPU:




To get your new application running, you should proceed as follows:


- Create a work directory for your application, for example `c:\work`.
- Copy the whole folder **Start** which is part of your embOS distribution into your work directory.
- Clear the read-only attribute of all files in the new **Start** folder.
- Start ARM DS-5 and set the workspace to the location of your choice.
- Start the import dialog



- Select the STM32F103\_STM32\_SK directory and import the project




- If the STM32F103 CPU is not part of your DS5 CPU debugger database please add the database which comes with the project



- Build the project. It should be build without any error or warning messages.

After generating the project of your choice, the screen should look like this:



For additional information you should open the `ReadMe.txt` file which is part of every specific project. The ReadMe file describes the different configurations of the project and gives additional information about specific hardware settings of the supported eval boards, if required.

## 1.3 The example application Start\_2Tasks.c

The following is a printout of the example application `Start_2Tasks.c`. It is a good starting point for your application. (Note that the file actually shipped with your port of embOS may look slightly different from this one.)

What happens is easy to see:

After initialization of embOS; two tasks are created and started.

The two tasks are activated and execute until they run into the delay, then suspend for the specified time and continue execution.

```

/*****
* SEGGER MICROCONTROLLER SYSTEME GmbH
* Solutions for real time microcontroller applications
*****/
File : Main.c
Purpose : Skeleton program for embOS
----- END-OF-HEADER -----*/

#include "RTOS.H"

OS_STACKPTR int Stack0[128], Stack1[128]; /* Task stacks */
OS_TASK TCB0, TCB1; /* Task-control-blocks */

void HPTask(void) {
    while (1) {
        OS_Delay (10);
    }
}

void LPTask(void) {
    while (1) {
        OS_Delay (50);
    }
}

/*****
*
* main
*
*****/

void main(void) {
    OS_IncDI(); /* Initially disable interrupts */
    OS_InitKern(); /* Initialize OS */
    OS_InitHW(); /* Initialize Hardware for OS */
    /* You need to create at least one task here ! */
    OS_CREATETASK(&TCB0, "HP Task", HPTask, 100, Stack0);
    OS_CREATETASK(&TCB1, "LP Task", LPTask, 50, Stack1);
    OS_Start(); /* Start multitasking */
}

```


## 1.4 Stepping through the sample application

When starting the debugger, you will see the `main` function (see example screenshot below). The `main` function appears as long as the C-SPY option **Run to main** is selected, which it is by default. Now you can step through the program. `OS_IncDI()` initially disables interrupts.

`OS_InitKern()` is part of the embOS library and written in assembler; you can therefore only step into it in disassembly mode. It initializes the relevant OS variables. Because of the previous call of `OS_IncDI()`, interrupts are not enabled during execution of `OS_InitKern()`.

`OS_InitHW()` is part of `RTOSInit_*.c` and therefore part of your application. Its primary purpose is to initialize the hardware required to generate the timer-tick-interrupt for embOS. Step through it to see what is done.


`OS_Start()` should be the last line in `main`, because it starts multitasking and does not return.



```

DS-5 Debug - Start_STM32F103_STM32_SK/Application/Start_LEDBlink.c - Eclipse Platform
File Edit Source Refactor Navigate Search Project Run Window Help
Start_LEDBlink.c
62 *
63 *****/
64
65 int main(void) {
66     OS_IncDI();           /* Initially disable interrupts */
67     OS_InitKern();       /* Initialize OS */
68     OS_InitHW();        /* Initialize Hardware for OS */
69     BSP_Init();         /* Initialize LED ports */
70     /* You need to create at least one task before calling OS_Start() */
71     OS_CREATETASK(&TCBHP, "HP Task", HPTask, 100, StackHP);
72     OS_CREATETASK(&TCBLP, "LP Task", LPTask, 50, StackLP);
73     OS_Start();         /* Start multitasking */
74     return 0;
75 }
76
77
    
```

Before you step into `OS_Start()`, you should set two breakpoints in the two tasks as shown below.




```


DS-5 Debug - Start_STM32F103_STM32_SK/Application/Start_LEDBlink.c - Eclipse Platform
File Edit Source Refactor Navigate Search Project Run Window Help
Start_LEDBlink.c
44
45 static void HPTask(void) {
46     while (1) {
47         BSP_ToggleLED(0);
48         OS_Delay (50);
49     }
50 }
51
52 static void LPTask(void) {
53     while (1) {
54         BSP_ToggleLED(1);
55         OS_Delay (200);
56     }
57 }
58
59 /*****/
    
```

As `OS_Start()` is part of the embOS library, you can step through it in disassembly mode only.

Click **GO**, step over `OS_Start()`, or step into `OS_Start()` in disassembly mode until you reach the highest priority task.




If you continue stepping, you will arrive in the task that has lower priority:




Continue to step through the program, there is no other task ready for execution. embOS will therefore start the idle-loop, which is an endless loop which is always executed if there is nothing else to do (no task is ready, no interrupt routine or timer executing).

You will arrive there when you step into the `OS_Delay()` function in disassembly mode. `OS_Idle()` is part of `RTOSInit*.c`. You may also set a breakpoint there before you step over the delay in `LPTask`.



If you set a breakpoint in one or both of our tasks, you will see that they continue execution after the given delay.

As can be seen by the value of embOS timer variable `OS_Time`, shown in the **Watch** window, `HPTask` continues operation after expiration of the 50 ms delay.







# Chapter 2

## Cortex M version specifics

---

## 2.1 CPU modes

embOS for Cortex-M supports all memory and code model combinations that ARM DS-5 C/C++ Compiler supports.

## 2.2 Available libraries

embOS for Cortex-M and ARM DS-5 compiler comes with 42 different libraries, one for each CPU mode / CPU core / endianness / library mode combination.

## 2.2.1 Naming conventions for prebuilt libraries

embOS CortexM DS5 is shipped with different prebuilt libraries with different combinations of the following features:

- CPU mode - `CpuMode`
- Instruction set architecture - `Arch`
- Byte order - `ByteOrder`
- Library mode - `LibMode`

The libraries are named as follows:

```
os<Arch><CpuMode><ByteOrder><Libmode>.lib
```

| Parameter              | Meaning                    | Values                                                                                                                                                   |
|------------------------|----------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------|
| <code>CpuMode</code>   | Specifies the CPU mode.    | T: Always thumb                                                                                                                                          |
| <code>Arch</code>      | Specifies the CPU variant  | 6: Cortex M0<br>7: Cortex M3 / Cortex M4<br>7V: Cortex M4F with VFP                                                                                      |
| <code>ByteOrder</code> |                            | B: Big endian<br>L: Little endian                                                                                                                        |
| <code>LibMode</code>   | Specifies the library mode | XR: Extreme Release<br>R: Release<br>S: Stack check<br>SP: Stack check + profiling<br>D: Debug<br>DP: Debug + profiling<br>DT: Debug + profiling + trace |

**Table 2.1: Naming conventions for prebuild libraries compatible to ARM DS-5**

### Example

`osT6LDP.lib` is the library for a project using a CM0 core, thumb mode, little endian mode with debug and profiling support.

### Note:

The libraries for Cortex M3 can also be used for Cortex M4 targets.





# Chapter 3

## Compiler specifics

---

## 3.1 Standard system libraries

Using embOS with C++ projects and file operations or just normal call of heap management functions may require thread-safe system libraries if these functions are called from different tasks. Thread-safe system libraries require some locking mechanism which is RTOS specific.

## 3.2 Thread-safe system libraries

The ARM DS-5 runtime libraries implement hook functions for thread safe usage of system functions which are supported by embOS. Automatic thread safe locking functions are always enabled. The embOS libraries compiled for and with the ARM DS-5 compiler come with all code required to automatically handle the thread safe system libraries.



## 3.3 Vector Floating Point support VFPv4

Some Cortex M4 / M4F MCUs come with an integrated vectored floating point unit VFPv4.

When selecting the CPU and activating the VFPv4 support in the project options, the compiler and linker will add efficient code which uses the VFP when floating point operations are used in the application.

With embOS, the VFP registers have to be saved and restored when preemptive or cooperative task switches are performed.

For efficiency reasons, embOS does not save and restore the VFP registers for every task automatically. The context switching time and stack load are therefore not affected when the VFP unit is not used or needed.

Saving and restoring the VFP registers can be enabled for every task individually by extending the task context of the tasks which need and use the VFP.

### 3.3.1 OS\_ExtendTaskContext\_VFP()

#### Description

`OS_ExtendTaskContext_VFP()` has to be called as first function in a task, when the VFP is used in the task and the VFP registers have to be added to the task context.

#### Prototype

```
void OS_ExtendTaskContext_VFP(void)
```

#### Return value

None.

#### Additional Information

`OS_ExtendTaskContext_VFP()` extends the task context to save and restore the VFP registers during context switches.

Additional task context extension for a task by calling `OS_ExtendTaskContext()` is not allowed and will call the embOS error handler `OS_Error()` in debug builds of embOS.

There is no need to extend the task context for every task. Only those tasks using the VFP for calculation have to be extended.

When Thread-local Storage (TLS) is also needed in a task, the new embOS function `OS_ExtendTaskContext_TLS_VFP()` has to be called to extend the task context for TLS and VFP.

### 3.3.2 Using embOS libraries with VFP support

When VFP support is selected as project option, one of the embOS libraries with VFP support have to be used in the project.

These are named `osT7VLxx.lib` or `osT7VBxx.lib`.

The embOS libraries for VFP support require that the VFP is switched on during startup and remains switched on during program execution.

When selecting the VFP support in the project options, the CMSIS startup code will automatically activate the VFP unit.

Using your own startup code, ensure that the VFP is switched on during startup.

When the VFP unit is not switched on, the embOS scheduler will fail.

The debug version of embOS checks whether the VFP is switched on when embOS is initialized by calling `OS_InitKern()`.

When the VFP unit is not detected or not switched on, the embOS error handler `OS_Error()` is called with error code `OS_ERR_CPU_STATE_ILLEGAL`.

### 3.3.3 Using the VFP in interrupt service routines

Using the VFP in interrupt service routines requires additional functions to save and restore the VFP registers.

The implementation of VFP support in embOS disables the automatic context saving of VFP registers which is normally activated after reset.

embOS disables the VFP context saving feature of the Cortex M4F at all. This has the advantage that no additional stack is needed in tasks not using the VFP unit.

As the ARM DS-5 compiler does not add additional code to save and restore the VFP registers on entry and exit of interrupt service routines, it is the users responsibility to save the VFP registers on entry of an interrupt service routine when the VFP is used in the ISR.

embOS delivers two functions to save and restore the VFP context in an interrupt service routine.

#### 3.3.3.1 OS\_VFP\_Save()

##### Description

`OS_VFP_Save()` has to be called as first function in an interrupt service routine, when the VFP is used in the interrupt service routine. The function saves the temporary VFP registers on the stack.

##### Prototype

```
void OS_VFP_Save(void)
```

##### Return value

None.

##### Additional Information

`OS_VFP_Save()` declares a local variable which reserves space for all temporary floating point registers and stores the registers in the variable.

After calling the `OS_VFP_Save()` function, the interrupt service routine may use the VFP for calculation without destroying the saved content of the VFP registers.

To restore the registers, the ISR has to call `OS_VFP_Restore()` at the end.

The function may be used in any ISR regardless the priority. It is not restricted to low priority interrupt functions.

#### 3.3.3.2 OS\_VFP\_Restore()

##### Description

`OS_VFP_Restore()` has to be called as last function in an interrupt service routine, when the VFP registers were saved by a call of `OS_VFP_Save()` at the beginning of the ISR. The function restores the temporary VFP registers from the stack.

##### Prototype

```
void OS_VFP_Restore(void)
```

##### Return value

None.

##### Additional Information

`OS_VFP_Restore()` restores the temporary VFP registers which were saved by a previous call of `OS_VFP_Save()`.

It has to be used together with `OS_VFP_Save()` and should be the last function called in the ISR.

**Example of a low priority interrupt service routine using VFP:**

```
void ADC_ISR_Handler(void) {
    OS_VFP_Save(); // Save VFP registers
    OS_EnterInterrupt();
    DoSomeFloatOperation();
    OS_LeaveInterrupt();
    OS_VFP_Restore(); // Restore VFP registers.
}
```

In low priority interrupt service routines, `OS_EnterInterrupt()` is called to inform embOS that an interrupt handler is running and blocks task switches until `OS_LeaveInterrupt()` is called.

After calling `OS_EnterInterrupt()`, or `OS_EnterNestableInterrupt()`, any embOS function which is allowed to be called from an ISR may be called.

**Example of a high priority interrupt service routine using VFP:**

```
void ADC_ISR_Handler(void) {
    OS_VFP_Save(); // Save VFP registers
    DoSomeFloatOperation();
    OS_VFP_Restore(); // Restore VFP registers.
}
```

In interrupt service routines running at higher priority, no embOS functions except `OS_VFP_Save()` and `OS_VFP_Restore` may be called. Not even `OS_EnterInterrupt()`.



# Chapter 4

## Stacks

---

## 4.1 Task stack for Cortex M

All embOS tasks execute in thread mode using the process stack pointer. The stack itself is located in any RAM location. Each task uses its individual stack. The stack-size required is the sum of the stack-size of all routines plus a basic stack size plus size used by exceptions.

The basic stack size is the size of memory required to store the registers of the CPU plus the stack size required by embOS-routines.

For the Cortex M CPU, this minimum basic task stack size is about 72 bytes. Because any function call uses some amount of stack and every exception also pushes at least 32 bytes onto the current stack, the task stack size has to be large enough to handle one exception too. We recommend at least 256 bytes stack as a start.

## 4.2 System stack for Cortex M

The embOS system executes in thread mode, the scheduler executes in handler mode. The minimum system stack size required by embOS is about 136 bytes (stack check & profiling build) However, since the system stack is also used by the application before the start of multitasking (the call to `OS_Start()`), and because software-timers and .C.-level interrupt handlers also use the system-stack, the actual stack requirements depend on the application.

The size of the system stack can be changed by modifying the `Stack_Size` symbol in the startup assembler file.

We recommend a minimum stack size of 256 bytes for the `Stack_Size` symbol.

## 4.3 Interrupt stack for Cortex M

If a normal hardware exception occurs, the Cortex M core switches to handler mode mode, which uses the main stack pointer. With embOS, the main stack pointer is initialized to use the CSTACK which is defined in the linker command file. A separate IRQ\_STACK is not used, interrupts run on the system stack.



# Chapter 5

## Interrupts

---

The Cortex M core comes with an built in vectored interrupt controller which supports up to 32 separate interrupt sources. The real number of interrupt sources depends on the specific target CPU.

## 5.1 What happens when an interrupt occurs?

- The CPU-core receives an interrupt request form the interrupt controller.
- As soon as the interrupts are enabled, the interrupt is accepted and executed.
- The CPU pushes temporary registers and the return address onto the current stack.
- The CPU switches to handler mode and main stack.
- The CPU saves an exception return code and current flags onto the main stack.
- The CPU jumps to the vector address delivered by the NVIC
- The interrupt handler is processed.
- The interrupt handler ends with a .return from interrupt. by reading the exception return code.
- The CPU switches back to the mode and stack which was active before the exception was called.
- The CPU restores the temporary registers and return address from the stackand continues the interrupted function.

## 5.2 Defining interrupt handlers in C

Interrupt handlers for Cortex M cores are written as normal C-functions which do not take parameters and do not return any value. Interrupt handler which call an embOS function need a prolog and epilog function as described in the generic manual and in the examples below.

### Example

Simple interrupt routine:

```
static void _Systick(void) {
    OS_EnterNestableInterrupt(); // Inform embOS that interrupt code is running
    OS_TICK_Handle();           // May be interrupted by higher priority interrupts
    OS_LeaveNestableInterrupt(); // Inform embOS that interrupt handler is left
}
```

## 5.3 Interrupt vector table

After Reset, the ARM Cortex M CPU uses an initial interrupt vector table which is located in ROM at address 0x00. It contains the address for the main stack and addresses for all exceptions handlers.

The interrupt vector table is located in a C source or assembly file in the CPU specific subfolder. All interrupt handler function addresses have to be inserted in the vector table, as long as a RAM vector table is not used.

The vector table may be copied to RAM to enable variable interrupt handler installation. The compile time switch `OS_USE_VARINTTABLE` is used to enable usage of a vector table in RAM.

To save RAM, the switch is set to zero per default in `RTOSInit_*.c`. It may be overwritten by project settings to enable the vector table in RAM. The first call of `OS_InstallISRHandler()` will then automatically copy the vector table into RAM. When using your own interrupt vector table, ensure that the addresses of the embOS exception handlers `OS_Exception()` and `OS_Systick()` are included.

When the vector table is not located at address 0x00, the vector base register in the NVIC controller has to be initialized to point to the vector table base address.

## 5.4 Interrupt-stack switching

Since Cortex M core based controllers have two separate stack pointers, and embOS runs the user application on the process stack, there is no need for explicit stack-switching in an interrupt routine which runs on the main stack. The routines `OS_EnterIntStack()` and `OS_LeaveIntStack()` are supplied for source code compatibility to other processors only and have no functionality.

## 5.5 Fast interrupts

### 5.5.1 Fast interrupts with Cortex M0

Since there is no possibility to read or write the current interrupt priority embOS for Cortex M0 does not support Fast interrupts.

### 5.5.2 Fast interrupts with Cortex M3

Instead of disabling interrupts when embOS does atomic operations, the interrupt level of the CPU is set to 128. Therefore all interrupt priorities higher than 128 can still be processed. Please note, that lower priority numbers define a higher priority. All interrupts with priority level from 0 to 127 are never disabled. These interrupts are named Fast interrupts. You must not execute any embOS function from within a fast interrupt function.

## 5.6 Interrupt priorities

### 5.6.1 Interrupt priorities with Cortex M0 core

The Cortex M0 supports up to 4 levels of programmable priority. Every interrupt with a higher preemption level may preempt any other interrupt handler running on a lower preemption level. Interrupts with equal preemption level may not preempt each other.

### 5.6.2 Interrupt priorities with Cortex M3 core

The Cortex-M3 supports up to 256 levels of programmable priority with a maximum of 128 levels of preemption. Most Cortex-M3 chips have fewer supported levels, for example 8, 16, 32, and so on. The chip designer can customize the chip to obtain the levels required. At least, there is a minimum of 8 preemption levels. Every interrupt with a higher preemption level may preempt any other interrupt handler running on a lower preemption level. Interrupts with equal preemption level may not preempt each other.

With introduction of Fast interrupts, interrupt priorities useable for interrupts using embOS API functions are limited.

- Any interrupt handler using embOS API functions has to run with interrupt priorities from 128 to 255. These embOS interrupt handlers have to start with `OS_EnterInterrupt()` or `OS_EnterNestableInterrupt()` and have to end with `OS_LeaveInterrupt()` or `OS_LeaveNestableInterrupt()`.
- Any Fast interrupt (running at priorities from 0 to 127) must not call any embOS API function. Even `OS_EnterInterrupt()` and `OS_LeaveInterrupt()` must not be called.
- Interrupt handler running at low priorities (from 128 to 255) not calling any embOS API function are allowed, but must not reenables interrupts! The priority limit between embOS interrupts and Fast interrupts is fixed to 128 and can only be changed by recompiling embOS libraries!

### 5.6.3 Priority of the embOS scheduler

The embOS scheduler runs on the lowest interrupt priority. The scheduler may be preempted by any other interrupt with higher preemption priority level. The application interrupts shall run on higher preemption levels to ensure short reaction time.

During initialization, the priority of the embOS scheduler is set to 0x03 for Cortex M0 and to 0xFF for Cortex M3, which is the lowest preemption priority regardless of the number of preemption levels.

### 5.6.4 Priority of the embOS system timer

The embOS system timer runs on the second lowest preemption level. Thus, the embOS timer may preempt the scheduler. Application interrupts which require fast reaction should run on a higher preemption priority level.

### 5.6.5 Priority of embOS software timers

The embOS software timer callback functions are called from the scheduler and run on the scheduler's preemption priority level which is the lowest interrupt priority level. To ensure short reaction time of other interrupts, other interrupts should run on a higher preemption priority level and the software timer callback functions should be as short as possible.

## 5.6.6 Priority of application interrupts for Cortex M0 core

Application interrupts may run on any priority level between 0 to 3. However, interrupts, which require fast reaction should run on higher priority levels than the embOS scheduler and the embOS system timer to allow preemption of these interrupt handlers. We recommend that application interrupts should run on a higher preemption level than the embOS scheduler, at least at the second lowest preemption priority level.

## 5.6.7 Priority of application interrupts for Cortex M3 core

Application interrupts using embOS functions may run on any priority level between 255 to 128. However, interrupts, which require fast reaction should run on higher priority levels than the embOS scheduler and the embOS system timer to allow preemption of these interrupt handlers. Interrupt handler which require fastest reaction may run on higher priorities than 128, but must not call any embOS function (->Fast interrupts). We recommend that application interrupts should run on a higher preemption level than the embOS scheduler, at least at the second lowest preemption priority level.

As the number of preemption levels is chip specific, the second lowest preemption priority varies depending on the chip. If the number of preemption levels is not documented, the second lowest preemption priority can be set as follows, using embOS functions:

```
unsigned char Priority;
OS_ARM_ISRSetPrio(_ISR_ID, 0xFF);           // Set to lowest level, ALL BITS set
Priority = OS_ARM_ISRSetPrio(_ID_TICK, 0xFF); // Read priority back
Priority -= 1;                               // Lower preemption level
OS_ARM_ISRSetPrio(_ISR_ID, Priority);
```

## 5.6.8 Priority grouping for Cortex M3 core

The number of preemption levels may be limited by programming the priority group level in the application interrupt and reset control register of the chip. embOS does not modify this register, thus allowing the maximum number of preemption levels which are implemented by the chip design. It is recommended, not to change the priority grouping setting.



## 5.7 Interrupt nesting

The Cortex M CPU uses a priority controlled interrupt scheduling which allows nesting of interrupts per default. Any interrupt or exception with a higher preemption priority may interrupt an interrupt handler running on a lower preemption priority. An interrupt handler calling embOS functions has to start with an embOS prolog function that informs embOS that an interrupt handler is running. For any interrupt handler, the user may decide individually whether this interrupt handler may be preempted or not by choosing the prolog function.

### 5.7.1 OS\_EnterInterrupt()

#### Description

OS\_EnterInterrupt(), disables nesting

#### Prototype

```
void OS_EnterInterrupt(void)
```

#### Return value

None.

#### Additional Information

OS\_EnterInterrupt() has to be used as prolog function, when the interrupt handler should not be preempted by any other interrupt handler that runs on a priority below the fast interrupt priority. An interrupt handler that starts with OS\_EnterInterrupt() has to end with the epilog function OS\_LeaveInterrupt().

#### Example

Interrupt-routine that can not be preempted by other interrupts

```
static void _Systick(void) {
    OS_EnterInterrupt();// Inform embOS that interrupt code is running
    OS_HandleTick();    // Can not be interrupted by higher priority interrupts
    OS_LeaveInterrupt();// Inform embOS that interrupt handler is left
}
```

### 5.7.2 OS\_EnterNestableInterrupt()

#### Description

OS\_EnterNestableInterrupt(), enables nesting

#### Prototype

```
void OS_EnterNestableInterrupt(void)
```

#### Return value

None.

#### Additional Information

OS\_EnterNestableInterrupt(), allow nesting. OS\_EnterNestableInterrupt() may be used as prolog function, when the interrupt handler may be preempted by any other interrupt handler that runs on a higher interrupt priority. An interrupt handler that starts with OS\_EnterNestableInterrupt() has to end with the epilog function OS\_LeaveNestableInterrupt().

#### Example

Interrupt-routine that can be preempted by other interrupts

```
static void _SysTick(void) {
    OS_EnterNestableInterrupt();// Inform embOS that interrupt code is running
    OS_HandleTick();           // Can be interrupted by higher priority interrupts
    OS_LeaveNestableInterrupt();// Inform embOS that interrupt handler is left
}
```

### 5.7.3 Required embOS system interrupt handler

embOS for Cortex M core needs two exception handler which belong to the system itself. Both are delivered with embOS. Ensure that they are referenced in the vector table.

#### 5.7.3.1 OS\_Exception() the scheduler entry

OS\_Exception() is the scheduler entrance of embOS. It runs on the lowest interrupt priority. Whenever scheduling is required, this exception is triggered by embOS. OS\_Exception() has to be called by the PendSV exception of the Cortex M CPU. Ensure that the address of OS\_Exception() is inserted in the vector table at the correct position. The vector tables which come with embOS are already setup and should be used and modified for the application.

#### 5.7.3.2 OS\_Systick() the embOS system timer handler

OS\_Systick() is the interrupt handler which manages the system timer. The system timer is initialized during OS\_InitHW(). The embOS system timer uses the SYSTICK timer of the Cortex M CPU and runs on a low preemption priority level which is one level higher than the lowest preemption priority level. Ensure that the address of OS\_Systick() is inserted in the vector table at the correct position. The vector tables which come with embOS are already setup and should be used and modified for the application.

## 5.8 Interrupt handling with vectored interrupt controller

For Cortex M core, which has a built in vectored interrupt controller, embOS delivers additional functions to install and setup interrupt handler functions. To handle interrupts with the vectored interrupt controller, embOS offers the following functions:

### 5.8.1 OS\_ARM\_EnableISR(): Enable specific interrupt

#### Description

OS\_ARM\_EnableISR() is used to enable interrupt acceptance of a specific interrupt source in a vectored interrupt controller.

#### Prototype

```
void OS_ARM_EnableISR(int ISRIndex)
```

| Parameter                | Description                                           |
|--------------------------|-------------------------------------------------------|
| <a href="#">ISRIndex</a> | Index of the interrupt source which should be enabled |

Table 5.1: OS\_EnterInterrupt() parameter list

#### Return value

None.

#### Additional Information

This function just enables the interrupt inside the interrupt controller. It does not enable the interrupt of any peripherals. This has to be done elsewhere.

### 5.8.2 OS\_ARM\_DisableISR(): Disable specific interrupt

#### Description

OS\_ARM\_DisableISR() is used to disable interrupt acceptance of a specific interrupt source in a vectored interrupt controller which is not of the VIC type.

#### Prototype

```
void OS_ARM_DisableISR(int ISRIndex)
```

| Parameter                | Description                                            |
|--------------------------|--------------------------------------------------------|
| <a href="#">ISRIndex</a> | Index of the interrupt source which should be disabled |

Table 5.2: OS\_EnterInterrupt() parameter list

#### Return value

None.

#### Additional Information

This function just disables the interrupt in the interrupt controller. It does not disable the interrupt of any peripherals. This has to be done elsewhere.

### 5.8.3 OS\_ARM\_ISRSetPrio(): Set priority of specific interrupt

#### Description

OS\_ARM\_ISRSetPrio () is used to set or modify the priority of a specific interrupt source by programming the interrupt controller.

## Prototype

```
int OS_ARM_ISRSetPrio(int ISRIndex, int Prio);
```

| Parameter                | Description                                                  |
|--------------------------|--------------------------------------------------------------|
| <a href="#">ISRIndex</a> | Index of the interrupt source which should be modified.      |
| <a href="#">Prio</a>     | The priority which should be set for the specific interrupt. |

**Table 5.3: OS\_EnterInterrupt() parameter list**

## Return value

None.

## Additional Information

This function sets the priority of an interrupt channel by programming the interrupt-controller. Please refer to CPU specific manuals about allowed priority levels.

## 5.8.4 High priority non maskable exceptions

High priority non maskable exceptions with non configurable priority like Reset, NMI and HardFault can not be used with embOS functions. These exceptions are never disabled by embOS.

Never call any embOS function from an exception handler of one of these exceptions.

# Chapter 6

## CMSIS

---

ARM introduced the Cortex Microcontroller Software Interface Standard (CMSIS) as a vendor independent hardware abstraction layer for simplifying software re-use. The standard enables consistent and simple software interfaces to the processor, for peripherals, for real time operating systems as embOS and other middleware. As SEGGER is one of the CMSIS partners, embOS for Cortex M is fully CMSIS compliant.

embOS comes with a generic CMSIS start projects which should run on any Cortex M CPU. All other start projects are also fully CMSIS compliant and can be used as starting points for CPU specific CMSIS projects.

How to use the generic project and adding vendor specific files to this or other projects is explained in the following chapters.

## 6.1 The generic CMSIS start projects

The folder Start\BoardSupport\CMSIS contains a generic CMSIS start projects that should run on any Cortex M core.

The subfolder DeviceSupport\ contains the device specific source and header files which have to be replaced by the device specific files of the Cortex M vendor to make the CMSIS sample start projects device specific.

## 6.2 Device specific files needed for embOS with CMSIS

- **Device.h:** Contains the device specific exception and interrupt numbers and names. embOS needs the Cortex M generic exception names PendSV\_IRQn and SysTick\_IRQn only which are vendor independent and common for all devices. The generic sample files delivered with embOS do not contain any peripheral interrupt vector numbers and names as those are not needed by embOS. To make the embOS CMSIS samples device specific and allow usage of peripheral interrupts, the Device.h file has to be replaced by the one which is delivered from the CPU vendor.
- **System\_Device.h:** Declares at least the two required system timer functions which are used to initialize the CPU clock system and one variable which allows the application software to retrieve information about the current CPU clock speed. The names of the clock controlling functions and variables are defined by the CMSIS standard and are therefore identical in all vendor specific implementations.
- **System\_Device.c:** Implements the core specific functions to initialize the CPU, at least to initialize the core clock. The sample file delivered with embOS contains empty dummy functions and has to be replaced by the vendor specific file which contains the initialization functions for the core.
- **Startup\_Device.s:** The startup file which contains the initial reset sequence and contains exception handler and peripheral interrupt handler for all interrupts. The handler functions are declared weak, so they can be overwritten by the application which implements the application specific handler functionality. The sample which comes with embOS only contains the generic exception vectors and handler and has to be replaced by the vendor specific startup file.

The reset handler HAS TO CALL the **SystemInit()** function which is delivered with the core specific system functions.

## 6.3 Device specific functions/variables needed for embOS with CMSIS

The embOS system timer is triggered by the Cortex M generic system timer. The correct core clock and pll system is device specific and has to be initialized by a low level init function called from the startup code.

embOS calls the CMSIS function *SysTick\_Config()* to set up the system timer. The function relies on the correct core clock initialization performed by the low level initialization function *SystemInit()* and the value of the core clock frequency which has to be written into the *SystemCoreClock* variable during initialization.

- **SystemInit():** The system init function is delivered by the vendor specific CMSIS library and is normally called from the reset handler in the startup code. The system init function has to initialize the core clock and has to write the CPU frequency into the global variable *SystemCoreClock*.
- **SystemCoreClock:** Contains the current system core clock frequency and is initialized by the low level initialization function *SystemInit()* during startup. embOS for CMSIS relies on the value in this variable to adjust its own timer and all time related functions.

Any other files or functions delivered with the vendor specific CMSIS library may be used by the application, but are not required for embOS.



## 6.4 CMSIS generic functions needed for embOS with CMSIS

The embOS system timer is triggered by the Cortex M generic system timer which has to be initialized to generate periodic interrupts in a specified interval. The configuration function *SysTick\_Config()* for the system timer relies on correct initialization of the core clock system which is performed during startup.

- **SystemCoreClockUpdate:** This CMSIS function has to update the *SystemCoreClock* variable according the current system timer initialization. The function is device sepcific and may be called before the *SystemCoreClock* variable is accessed or any function which relies on the correct setting of the system core clock variable is called. embOS calls this function during the hardware initialization function *OS\_InitHW()* before the system timer is initialized.
- **SysTick\_Config:** This CMSIS generic function is declared an implemented in the *core\_cmX.h* file. It initializes and starts the SysTick counter and enables the SysTick interrupt. For embOS it is recommended to run the SysTick interrupt at the second lowest preemption priority. Therefore, after calling the *SysTick\_Config()* function from *OS\_InitHW()*, the priority is set to the second lowest preemption priority ba a call of *NVIC\_SetPriority()*. The embOS function *OS\_InitHW()* has to be called after initialization of embOS during main and is implemented in the *RTOSInit\_CMSIS.c* file.
- **SysTick\_Handler:** The embOS timer interrupt handler, called periodically by the interrupt generated from the SysTick timer. The SysTick\_Handler is declared weak in the CMSIS startup code and is replaced by the embOS Systick\_Handler function implemented in *RTOSInit\_CMSIS.c* which comes with the embOS start project.
- **PendSV\_Handler:** The embOS scheduler entry function. It is declared weak in the CMSIS startup code and is replaced by the embOS internal function contained in the embOS library. The embOS initialization code enables the *PendSV* exception and initializes the priority. The application **MUST NOT** change the *PendSV* priority.

## 6.5 Customizing the embOS CMSIS generic start project

The embOS CMSIS generic start projects run on every Cortex M CPU. As the generic device specific functions delivered with embOS do not initialize the core clock system and the pll, the timing is not correct, a real CPU will run very slow.

To run the sample project on a specific Cortex M CPU, replace all files in the *Device-Support* folder by the versions delivered by the CPU vendor. The vendor and CPU specific files should be found in the CMSIS release package, or are available from the core vendor.

No other changes are necessary on the start project or any other files.

To run the generic CMSIS start project on a Cortex M0, you have to replace the embOS libraries by libraris for Cortex M0 and have to add Cortex M0 specific vendor files.

## 6.6 Adding CMSIS to other embOS start projects

All CPU specific start projects are fully CMSIS compatible. If required or wanted in the application, the CMSIS files for the specific CPU may be added to the project without any modification on existing files.

Note that the *OS\_InitHW()* function or *\_\_low\_level\_init()* in the RTOSInit file initialize the core clock system and pll of the specific CPU. The system clock frequency and core clock frequency are defined in the RTOSInit file.

If the application needs access to the *SystemCoreClock*, the core specific CMSIS startup code and core specific initialization function *SystemInit* has to be included in the project.

In this case, the *\_\_low\_level\_init()* function and the *OS\_InitHW()* function in RTOSInit may be replaced, or the CMSIS generic *RTOSInit\_CMSIS.c* file may be used in the project.

## 6.7 Interrupt and exception handling with CMSIS

The embOS CPU specific projects come with CPU specific vector tables and empty exception and interrupt handlers for the specific CPU. All handlers are named according the names of the CMSIS device specific handlers and are declared weak and can be replaced by an implementation in the application source files.

The CPU specific vector table and interrupt handler functions in the embOS start projects can be replaced by the CPU specific CMSIS startup file of the CPU vendor without any modification on other files in the project.

embOS uses the two Cortex M generic exceptions PendSV and SysTick and delivers its own handler functions to handle these exceptions.

All peripheral interrupts are device specific and are not used with embOS except for profiling support and system analysis with embOSView using a UART.

## 6.8 Enable and disable interrupts

The generic CMSIS functions *NVIC\_EnableIRQ()* and *NVIC\_DisableIRQ()* can be used instead of the embOS functions *OS\_ARM\_EnableISR()* and *OS\_ARM\_DisableISR()* functions which are implemented in the CPU specific RTOSInit files delivered with embOS.

To enable and disable interrupts in general, the embOS functions *OS\_IncDI()* and *OS\_DecRI()* or other embOS functions described in the generic embOS manual should be used instead of the intrinsic functions from the CMSIS library.

## 6.9 Setting the Interrupt priority

With CMSIS, the CMSIS generic function *NVIC\_SetPriority()* can be used instead of the *OS\_ARM\_ISRSetPrio()* function which is implemented in the CPU specific *RTOSInit* files delivered with embOS.

About interrupt priorities in an embOS project, read chapter 6.5 and 6.6.

# Chapter 7

## Using embOSView with Cortex M

---

The embOS profiling and analysis tool embOSView has been modified to be used with any Cortex M0, M3 or M4 core together with J-Link. using a new communication channel which is available since embOS version 3.82g for Cortex M3 and implemented for Cortex M0 and Cortex M4 since version 3.82m. The previous communication method using a UART is still available. The CPU specific projects come with code for UART support as in previous versions, but use the new communication channel per default.

The new communication channel does not rely on any peripherals and is therefore available for all Cortex M cores without the need of any peripheral or peripheral interrupt handler functions and runs on the CMSIS generic sample also.

embOSView is delivered with embOS and is described in the embOS generic manual.

## 7.1 Enable communication to embOSView

The communication to embOSView can be enabled by the compile time switch *OS\_VIEW\_ENABLE* which may be defined in the project settings or in the configuration file *OS\_Config.h*.

If *OS\_VIEW\_ENABLE* is defined unequal to 0, the communication is enabled. In the *RTOSInit* files the *OS\_VIEW\_ENABLE* switch is set to 1 if not defined as project option.

The *OS\_Config.h* file sets the compile time switch *OS\_VIEW\_ENABLE* to 0 when *DEBUG* is defined as 0.

Therefore, in the embOS start projects, the communication is enabled per default when using the *DEBUG* configurations, and is disabled when using the *Release* configurations.



## 7.2 Select the communication channel in the start project

When the communication to embOSView is enabled by setting the compile time switch *OS\_VIEW\_ENABLE*, the communication can be handled via UART or the new memory based communication channel using J-Link.

Since version 3.82g of embOS for Cortex M3, the communication channel using J-Link. is activated per default in the embOS start projects.

### 7.2.1 Select a UART for communication

Set the compile time switch *OS\_VIEW\_USE\_UART* unequal to 0 by project option/compiler preprocessor or in the *OS\_Config.h* file to switch the communication from J-Link to UART.

In the RTOSInit files delivered with embOS, this switch is set to 0 if not defined by compiler preprocessor/project option or *OS\_Config.h*.

*OS\_VIEW\_ENABLE* has to be set unequal to 0 to enable communication.

### 7.2.2 Select J-Link for communication

Per default, J-Link is selected as communication device in the embOS start projects. The compile time switch *OS\_VIEW\_USE\_UART* is predefined to 0 in the CPU specific RTOSInit files, thus selecting the J-Link communication channel when not overwritten by project / compiler preprocessor options or in *OS\_Config.h*.

*OS\_VIEW\_ENABLE* has to be set unequal to 0 to enable communication.


## 7.3 Setup embOSView for communication

When the communication to embOSView is enabled in the target application, embOSView can be used to analyze the running application.

The communication channel of embOSView has to be setup according the communication channel which was selected in the project.

### 7.3.1 Select a UART for communication

Start embOSView and chose menu Setup:



In the Communication TAB chose UART in the Type selection listbox.

In the Host interface box select the Baudrate for communication and the COM port of the PC which should be connected to the target board.

The default baudrate of all projects is 38400 kBaud. The COM port list box lists all COM ports of the PC which are currently available.

The serial communication via UART is available in the target application if the project was compiled with the settings `OS_VIEW_USE_UART` unequal to 0 and `OS_VIEW_ENABLE` set unequal to 0.


The serial communication will work when the target is running stand alone or during a debug session, when the target is connected to the Debugger via JLink.

The serial connection can be used when the target board has a spare UART port and the `OS_UART` functions are enabled and included in the application.

### 7.3.2 Select J-Link for communication

embOS for Cortex M since version 3.82g supports a new communication channel to embOSView which uses J-Link to communicate with the running application. embOSView version 3.82g or higher and a J-Link-DLL is required to use a J-Link for communication.

To select this communication channel, start embOSView and open the Setup menu:



In the Communication TAB chose J-Link Cortex-M3 (memory access) in the Type selection listbox.

In the Host interface box select the USB or TCP/IP channel which is used to communicate to your J-Link.

In the Target interface box select the communication speed of the target interface and the physical target connection which may be a JTAG or SWD connection.

The communication via J-Link is available in the target application if the project was compiled with the settings `OS_VIEW_USE_UART` equal to 0 and `OS_VIEW_ENABLE` set unequal to 0.

### 7.3.3 Use J-Link for communication and debugging in parallel

J-Link can be used to communicate with embOSView during a running debug session that uses the same J-Link as debug probe. To avoid problems, the target interface settings for J-Link should be the same in the debugger settings and in the embOSView Target interface settings. To use embOSView during a debug session, proceed as follows:

- Examine the target interface settings in the Debugger settings of the project.
- Before starting the debugger, start embOSView and set the same target interface as found in the debugger settings, for example SWD.
- Close embOSView
- Start the debugger
- Restart embOSView

J-Link will now communicate with the debugger and embOSView will communicate with embOS via J-Link as long as the application is running.

### 7.3.4 Restrictions for using J-Link with embOSView

The J-Link communication with the current version of embOSView can only be used when the vector table of the target application is located at address 0x00.



# Chapter 8

## STOP / WAIT Mode

---

## 8.1 Introduction

In case your controller does support some kind of power saving mode, it should be possible to use it also with embOS, as long as the timer keeps working and timer interrupts are processed. To enter that mode, you usually have to implement some special sequence in the function `OS_Idle()`, which you can find in embOS module `RTOSInit.c`.

Per default, the *wfi* instruction is executed in *OS\_Idle()* to put the CPU into a low power mode.

# Chapter 9

## Technical data

---

## 9.1 Memory requirements

These values are neither precise nor guaranteed but they give you a good idea of the memory-requirements. They vary depending on the current version of embOS. The minimum ROM requirement for the kernel itself is about 1.700 bytes.

In the table below, which is for release build, you can find minimum RAM size requirements for embOS resources. Note that the sizes depend on selected embOS library mode.

| <b>embOS resource</b> | <b>RAM [bytes]</b> |
|-----------------------|--------------------|
| Task control block    | 48                 |
| Resource semaphore    | 16                 |
| Counting semaphore    | 8                  |
| Mailbox               | 24                 |
| Software timer        | 20                 |

**Table 9.1: embOS memory requirements**



# Chapter 10

## Files shipped with embOS

---

## List of files shipped with embOS

| Directory                            | File            | Explanation                                                                                                 |
|--------------------------------------|-----------------|-------------------------------------------------------------------------------------------------------------|
| root                                 | *.pdf           | Generic API and target specific documentation.                                                              |
| root                                 | Release.html    | Version control document.                                                                                   |
| root                                 | embOSView.exe   | Utility for runtime analysis, described in generic documentation.                                           |
| Start\<br>BoardSupport\<br>          |                 | Sample workspaces and project files for ARM DS-5 Workbench, contained in manufacturer specific sub folders. |
| Start\Inc                            | RTOS.h<br>BSP.h | Include file for embOS, to be included in every C-file using embOS functions.                               |
| Start\Lib                            | os??_*.a        | embOS libraries for ARM DS-5 compiler.                                                                      |
| Start\BoardSupport\<br>..\Setup      | OS_Error.c      | embOS runtime error handler used in stack check or debug builds.                                            |
| Start\BoardSupport\<br>..\Setup\<br> | *.*             | CPU specific hardware routines for various CPUs.                                                            |

**Table 10.1: Files shipped with embOS**

Any additional files shipped serve as example.

# Index

---

|                                |    |
|--------------------------------|----|
| <b>C</b>                       |    |
| CMSIS .....                    | 53 |
| CPU modes .....                | 26 |
| <b>E</b>                       |    |
| embOSView .....                | 63 |
| <b>F</b>                       |    |
| Fast interrupts .....          | 46 |
| <b>I</b>                       |    |
| Installation .....             | 16 |
| interrupt handlers .....       | 43 |
| Interrupt nesting .....        | 49 |
| Interrupt priorities .....     | 47 |
| Interrupt stack .....          | 40 |
| Interrupt vector table .....   | 44 |
| Interrupts .....               | 41 |
| Interrupt-stack .....          | 45 |
| <b>L</b>                       |    |
| libraries .....                | 27 |
| <b>M</b>                       |    |
| Memory requirements .....      | 72 |
| <b>O</b>                       |    |
| OS_Exception() .....           | 50 |
| OS_ExtendTaskContext_VFP ..... | 33 |
| OS_Systick() .....             | 50 |
| OS_VFP_Restore() .....         | 34 |
| OS_VFP_Save() .....            | 34 |
| <b>P</b>                       |    |
| Priority grouping .....        | 48 |
| <b>S</b>                       |    |
| Stacks .....                   | 37 |
| Syntax, conventions used ..... | 5  |

System stack ..... 39

**T**

Task stack ..... 38

**V**

Vector Floating Point support ..... 33

VFPv4 ..... 33