

Contents

1. About this document. 4 1.1. How to use this manual. 4 2. Using <i>embOS</i> with HEW Workbench. 5 2.1. Installation. 5 2.2. First steps 6 2.3. The sample application Start_LEDBlink.c. 7 3. Using debugging tools to debug the application. 8 3.1. Using Renesas E10A Lite emulator with RSK7203 8 3.2. Common debugging hints 11 4. Build your own application. 12 4.1. Required files for an <i>embOS</i> application 12 4.2. Add your own code. 12 4.3. Change library mode. 12 5. HEW compiler specifics 13 5.1. Memory models, compiler options 13 5.2. Available libraries. 13 5.3. Distributed project files. 13 6.4. Clock settings for <i>embOS</i> timer interrupt. 14 6.3. Conclusion about clock settings. 14 6.4. <i>embOS</i> hardware time selection. 15 6.5. UART for embOSView. 16 7.1. Task stack for SH2A CPUs. 16 7.3. Interrupt stack for SH2A CPUs. 16 7.4. Reducing the stack size. 16 </th <th>Contents</th> <th></th>	Contents	
2. Using embOS with HEW Workbench 5 2.1 Installation 5 2.2 First steps 6 2.3 The sample application Start_LEDBlink.c. 7 3. Using debugging tools to debug the application 8 3.1. Using Renesas E10A Lite emulator with RSK7203 8 3.2. Common debugging hints 11 4. Build your own application 12 4.1. Required files for an embOS application 12 4.3. Change library mode 12 4.3. Change library mode 12 5.1. Memory models, compiler options 13 5.2. Available libraries 13 5.3. Distributed project files 13 6. SH2A CPU specifics 14 6.1. Clock settings for embOS timer interrupt 14 6.2. Clock settings for IART used for embOSView 14 6.3. Conclusion about clock settings 14 6.4. embOS hardware time selection 15 6.5. UART for embOSView 16 7.1. Task stack for SH2A CPUs 16 7.2. System stack for SH2A CPUs 16 7.3. Interrupt stack for SH2A CPUs 18 8.1. Interrupt procesing with SH2A CPUs 18		
2.1 Installation 5 2.2. First steps 6 2.3. The sample application Start_LEDBlink.c. 7 3. Using debugging tools to debug the application 8 3.1. Using Renesas E10A Lite emulator with RSK7203 8 3.2. Common debugging hints 11 4. Build your own application 12 4.1. Required files for an <i>embOS</i> application 12 4.2. Add your own code 12 4.3. Change library mode 12 5. HEW compiler specifics 13 5.1. Memory models, compiler options 13 5.2. Available libraries 13 5.3. Distributed project files 13 6. SH2A CPU specifics 14 6.1. Clock settings for <i>embOS</i> timer interrupt 14 6.2. Clock settings for UART used for embOSView 14 6.3. Conclusion about clock settings 14 6.4. <i>embOS</i> hardware timer selection 15 6.5. UART for embOSView 15 7. Stacks 16 7.1. Task stack for SH2A CPUs 16 7.4. Reducing the stack size 16 8.1. Interrupt stack for SH2A CPUs 18	1.1. How to use this manual	4
2.2. First steps 6 2.3. The sample application Start_LEDBlink.c. 7 3. Using debugging tools to debug the application. 8 3.1. Using Renesas E10A Lite emulator with RSK7203 8 3.2. Common debugging hints 11 4. Build your own application 12 4.1. Required files for an embOS application 12 4.2. Add your own code 12 4.3. Change library mode. 12 5. HEW compiler specifics 13 5.1. Memory models, compiler options 13 5.2. Available libraries 13 5.3. Distributed project files 13 6. SH2A CPU specifics 14 6.1. Clock settings for <i>embOS</i> timer interrupt 14 6.2. Clock settings for UART used for embOSView 14 6.3. Conclusion about clock settings 14 6.4. embOS hardware timer selection 15 7. Stacks 16 7.1. Task stack for SH2A CPUs 16 7.3. Interrupt stack for SH2A CPUs 16 7.4. Reducing the stack size 16 8.1. Interrupt processing with SH2A CPUs 18 8.2. Zero latency interrupts with SH2A CPUs	2. Using <i>embOS</i> with HEW Workbench	5
2.3. The sample application Start_LEDBlink.c. 7 3. Using Renesas E10A Lite emulator with RSK7203 8 3.1. Using Renesas E10A Lite emulator with RSK7203 8 3.2. Common debugging hints. 11 4. Build your own application 12 4.1. Required files for an embOS application 12 4.2. Add your own code 12 4.3. Change library mode. 12 5. HEW compiler specifics 13 5.1. Memory models, compiler options 13 5.2. Available libraries 13 5.3. Distributed project files. 13 6.1. Clock settings for embOS timer interrupt 14 6.2. Clock settings for UART used for embOSView. 14 6.3. Conclusion about clock settings. 14 6.4. embOS hardware timer selection 15 6.5. UART for embOSView. 15 7.3. Interrupt stack for SH2A CPUs. 16 7.4. Reducing the stack size 16 7.4. Reducing the stack size 16 7.5. Justributed projecessing with SH2A CPUs 18 8.1. Interrupt processing with SH2A CPUs 18 8.2. Zero latency interrupts with SH2A CPUs 18	2.1. Installation	5
2.3. The sample application Start_LEDBlink.c. 7 3. Using Renesas E10A Lite emulator with RSK7203 8 3.1. Using Renesas E10A Lite emulator with RSK7203 8 3.2. Common debugging hints. 11 4. Build your own application 12 4.1. Required files for an embOS application 12 4.2. Add your own code 12 4.3. Change library mode. 12 5. HEW compiler specifics 13 5.1. Memory models, compiler options 13 5.2. Available libraries 13 5.3. Distributed project files. 13 6.1. Clock settings for embOS timer interrupt 14 6.2. Clock settings for UART used for embOSView. 14 6.3. Conclusion about clock settings. 14 6.4. embOS hardware timer selection 15 6.5. UART for embOSView. 15 7.3. Interrupt stack for SH2A CPUs. 16 7.4. Reducing the stack size 16 7.4. Reducing the stack size 16 7.5. Justributed projecessing with SH2A CPUs 18 8.1. Interrupt processing with SH2A CPUs 18 8.2. Zero latency interrupts with SH2A CPUs 18	2.2. First steps	6
3. Using debugging tools to debug the application 8 3.1. Using Renesas E10A Lite emulator with RSK7203 8 3.2. Common debugging hints 11 4. Build your own application 12 4.1. Required files for an <i>embOS</i> application 12 4.2. Add your own code 12 4.3. Change library mode 12 5. HEW compiler specifics 13 5.1. Memory models, compiler options 13 5.2. Available libraries 13 6. SH2A CPU specifics 14 6.1. Clock settings for <i>embOS</i> timer interrupt 14 6.2. Clock settings for UART used for embOSView 14 6.3. Conclusion about clock settings 14 6.4. <i>embOS</i> hardware time selection 15 7. Stacks 16 7.1. Task stack for SH2A CPUs 16 7.3. Interrupt stack for SH2A CPUs 16 7.4. Reducing the stack size 16 8. Interrupt with SH2A CPUs 18 8.1. Interrupt processing with SH2A CPUs 18 8.2. Zero latency interrupts with SH2A CPUs 18 8.3. Interrupt prorities with <i>embOS</i> for SH2A CPUs 18 8.4. Register bank	2.3. The sample application Start LEDBlink.c	7
3.1. Using Renesas E10A Lite emulator with RSK7203 .8 3.2. Common debugging hints .11 4. Build your own application .12 4.1. Required files for an embOS application .12 4.2. Add your own code .12 4.3. Change library mode .12 5. HEW compiler specifics .13 5.1. Memory models, compiler options .13 5.2. Available libraries .13 5.3. Distributed project files .13 6. SH2A CPU specifics .14 6.1. Clock settings for embOS timer interrupt .14 6.2. Clock settings for UART used for embOSView .14 6.3. Conclusion about clock settings .14 6.4. embOS hardware timer selection .15 6.5. UART for embOSView .16 7.1. Task stack for SH2A CPUs .16 7.2. System stack for SH2A CPUs .16 7.3. Interrupt stack for SH2A CPUs .16 7.4. Reducing the stack size .16 8.1. Interrupt processing with SH2A CPUs .18 8.2. Zero latency interrupts with SH2A CPUs .18 8.3. Interrupt priorities with embOS for SH2A CPUs .18 <		
3.2. Common debugging hints 11 4. Build your own application 12 4.1. Required files for an embOS application 12 4.2. Add your own code 12 4.3. Change library mode 12 4.3. Change library mode 12 5. HEW compiler specifics 13 5.1. Memory models, compiler options 13 5.2. Available libraries 13 5.3. Distributed project files 13 6. SH2A CPU specifics 14 6.1. Clock settings for embOS timer interrupt 14 6.2. Clock settings for UART used for embOSView 14 6.3. Conclusion about clock settings 14 6.4. embOS hardware timer selection 15 6.5. UART for embOSView 15 7. Stacks 16 7.1. Task stack for SH2A CPUs 16 7.2. System stack for SH2A CPUs 16 7.3. Interrupt stack for SH2A CPUs 16 7.4. Reducing the stack size 16 8.1. Interrupt processing with SH2A CPUs 18 8.2. Zero latency interrupts with SH2A CPUs 18 8.3. Interrupt prorieise with embOS for SH2A CPUs 18 <tr< td=""><td>3.1. Using Renesas E10A Lite emulator with RSK7203</td><td> 8</td></tr<>	3.1. Using Renesas E10A Lite emulator with RSK7203	8
4. Build your own application 12 4.1. Required files for an embOS application 12 4.2. Add your own code 12 4.3. Change library mode 12 5. HEW compiler specifics 13 5.1. Memory models, compiler options 13 5.2. Available libraries 13 5.3. Distributed project files 13 6. SH2A CPU specifics 14 6.1. Clock settings for embOS timer interrupt 14 6.2. Clock settings for UART used for embOSView 14 6.3. Conclusion about clock settings 14 6.4. embOS hardware timer selection 6.5. UART for embOSView 15 7. Stacks 16 7.1. Task stack for SH2A CPUs 16 7.2. System stack for SH2A CPUs 16 7.3. Interrupt stack for SH2A CPUs 16 7.4. Reducing the stack size 16 8.1. Interrupt processing with SH2A CPUs 18 8.2. Zero latency interrupts with SH2A CPUs 18 8.3. Interrupt processing with embOS for SH2A CPUs 18 8.3. Interrupt processing with embOS for SH2A CPUs 18 8.4. Register bank switching	3.2. Common debugging hints	11
4.1. Required files for an embOS application 12 4.2. Add your own code 12 4.3. Change library mode 12 5. HEW compiler specifics 13 5.1. Memory models, compiler options 13 5.2. Available libraries 13 5.3. Distributed project files 13 6. SH2A CPU specifics 14 6.1. Clock settings for embOS timer interrupt 14 6.2. Clock settings for UART used for embOSView 14 6.3. Conclusion about clock settings 14 6.4. embOS hardware timer selection 15 6.5. UART for embOSView 15 7. Stacks 16 7.1. Task stack for SH2A CPUs 16 7.3. Interrupt stack for SH2A CPUs 16 7.4. Reducing the stack size 16 8.1. Interrupt processing with SH2A CPUs 18 8.2. Zero latency interrupts with SH2A CPUs 18 8.3. Interrupt prointies with embOS for SH2A CPUs 18 8.4. Register bank switching 19 8.5. Defining interrupt handlers for SH2A CPUs in "C" 19 8.6. OS_SetFastIntPriorityLimit(): Setting the interrupt priority limit for fast interrupts20		
4.2. Add your own code 12 4.3. Change library mode 12 5. HEW compiler specifics 13 5.1. Memory models, compiler options 13 5.2. Available libraries 13 5.3. Distributed project files 13 6. SH2A CPU specifics 14 6.1. Clock settings for <i>embOS</i> timer interrupt 14 6.2. Clock settings for UART used for embOSView 14 6.3. Conclusion about clock settings 14 6.4. <i>embOS</i> hardware timer selection 15 6.5. UART for embOSView 15 7. Stacks 16 7.1. Task stack for SH2A CPUs 16 7.2. System stack for SH2A CPUs 16 7.3. Interrupt stack for SH2A CPUs 16 7.4. Reducing the stack size 18 8.1. Interrupt processing with SH2A CPUs 18 8.2. Zero latency interrupts with SH2A CPUs 18 8.3. Interrupt priorities with <i>embOS</i> for SH2A CPUs 18 8.4. Register bank switching. 19 8.5. Defining interrupt handlers for SH2A CPUs 18 8.4. Register bank switching. 19 8.5. Defining interrupt handlers for SH2A CPUs in "C"<	•	
4.3. Change library mode. 12 5. HEW compiler specifics 13 5.1. Memory models, compiler options 13 5.2. Available libraries 13 5.3. Distributed project files 13 6. SH2A CPU specifics 14 6.1. Clock settings for <i>embOS</i> timer interrupt 14 6.2. Clock settings for UART used for embOSView 14 6.3. Conclusion about clock settings 14 6.4. <i>embOS</i> hardware timer selection 15 6.5. UART for embOSView 15 7. Stacks 16 7.1. Task stack for SH2A CPUs 16 7.2. System stack for SH2A CPUs 16 7.3. Interrupt stack for SH2A CPUs 16 7.4. Reducing the stack size 16 8.1. Interrupt swith SH2A CPUs 18 8.2. Zero latency interrupts with SH2A CPUs 18 8.3. Interrupt priorities with <i>embOS</i> for SH2A CPUs in "C" 19 8.4. Register bank switching. 19 8.5. Defining interrupt handlers for SH2A CPUs in "C" 19 8.6. OS_SetFastIntPriorityLimit(): Setting the interrupt priority limit for fast interrupts////////////////////////////////////		
5. HEW compiler specifics 13 5.1. Memory models, compiler options 13 5.2. Available libraries 13 5.3. Distributed project files 13 6. SH2A CPU specifics 14 6.1. Clock settings for <i>embOS</i> timer interrupt 14 6.2. Clock settings for UART used for embOSView 14 6.3. Conclusion about clock settings 14 6.4. <i>embOS</i> hardware timer selection 15 6.5. UART for embOSView 15 7. Stacks 16 7.1. Task stack for SH2A CPUs 16 7.2. System stack for SH2A CPUs 16 7.3. Interrupt stack for SH2A CPUs 16 7.4. Reducing the stack size 16 8. Interrupts with SH2A CPUs 18 8.1. Interrupt processing with SH2A CPUs 18 8.2. Zero latency interrupts with SH2A CPUs 18 8.3. Interrupt priorities with <i>embOS</i> for SH2A CPUs in "C" 19 8.4. Register bank switching. 19 8.5. Defining interrupt handlers for SH2A CPUs in "C" 19 8.6. OS_SetFastIntPriorityLimit(): Setting the interrupt priority limit for fast interrupts 21 9. Sleep / Standby Mode 22		
5.1. Memory models, compiler options 13 5.2. Available libraries 13 5.3. Distributed project files 13 6. SH2A CPU specifics 14 6.1. Clock settings for <i>embOS</i> timer interrupt 14 6.2. Clock settings for UART used for embOSView 14 6.3. Conclusion about clock settings 14 6.4. <i>embOS</i> hardware timer selection 15 6.5. UART for embOSView 15 7. Stacks 16 7.1. Task stack for SH2A CPUs 16 7.2. System stack for SH2A CPUs 16 7.3. Interrupt stack for SH2A CPUs 16 7.4. Reducing the stack size 16 8. Interrupts with SH2A CPUs 18 8.1. Interrupt processing with SH2A CPUs 18 8.2. Zero latency interrupts with SH2A CPUs 18 8.3. Interrupt priorities with <i>embOS</i> for SH2A CPUs 18 8.4. Register bank switching 19 8.5. Defining interrupt handlers for SH2A CPUs in "C" 19 8.6. OS_SetFastIntPriorityLimit(): Setting the interrupt priority limit for fast interrupts////////////////////////////////////	• •	
5.2. Available libraries 13 5.3. Distributed project files 13 6. SH2A CPU specifics 14 6.1. Clock settings for <i>embOS</i> timer interrupt 14 6.2. Clock settings for UART used for embOSView 14 6.3. Conclusion about clock settings 14 6.4. <i>embOS</i> hardware timer selection 15 6.5. UART for embOSView 15 7. Stacks 16 7.1. Task stack for SH2A CPUs 16 7.2. System stack for SH2A CPUs 16 7.3. Interrupt stack for SH2A CPUs 16 7.4. Reducing the stack size 16 7.4. Reducing the stack size 16 8.1. Interrupt processing with SH2A CPUs 18 8.2. Zero latency interrupts with SH2A CPUs 18 8.3. Interrupt priorities with <i>embOS</i> for SH2A CPUs 18 8.4. Register bank switching 19 8.5. Defining interrupt handlers for SH2A CPUs in "C" 19 8.6. OS_SetFastIntPriorityLimit(): Setting the interrupt priority limit for fast interrupts/20 8.7. Interrupt vector table 9. Sleep / Standby Mode 22 23 10. Technical data 23 23		
5.3. Distributed project files. 13 6. SH2A CPU specifics. 14 6.1. Clock settings for embOS timer interrupt. 14 6.2. Clock settings for UART used for embOSView. 14 6.3. Conclusion about clock settings. 14 6.4. embOS hardware timer selection 15 6.5. UART for embOSView. 15 7. Stacks 16 7.1. Task stack for SH2A CPUs. 16 7.2. System stack for SH2A CPUs. 16 7.3. Interrupt stack for SH2A CPUs. 16 7.4. Reducing the stack size. 16 8. Interrupts with SH2A CPUs. 18 8.1. Interrupt processing with SH2A CPUs. 18 8.2. Zero latency interrupts with SH2A CPUs. 18 8.3. Interrupt priorities with embOS for SH2A CPUs. 18 8.4. Register bank switching. 19 8.5. Defining interrupt solves for SH2A CPUs in "C". 19 8.6. OS_SetFastIntPriorityLimit(): Setting the interrupt priority limit for fast interrupts//dia 21 9. Sleep / Standby Mode 22 10. Technical data 23 23		
6. SH2A CPU specifics. 14 6.1. Clock settings for <i>embOS</i> timer interrupt. 14 6.2. Clock settings for UART used for embOSView. 14 6.3. Conclusion about clock settings. 14 6.4. <i>embOS</i> hardware timer selection. 15 6.5. UART for embOSView. 15 7. Stacks. 16 7.1. Task stack for SH2A CPUs. 16 7.2. System stack for SH2A CPUs. 16 7.3. Interrupt stack for SH2A CPUs. 16 7.4. Reducing the stack size. 16 8. Interrupts with SH2A CPUs. 16 8.1. Interrupt processing with SH2A CPUs. 18 8.2. Zero latency interrupts with SH2A CPUs. 18 8.3. Interrupt priorities with <i>embOS</i> for SH2A CPUs. 18 8.4. Register bank switching. 19 8.5. Defining interrupt handlers for SH2A CPUs in "C" 19 8.6. OS_SetFastIntPriorityLimit(): Setting the interrupt priority limit for fast interrupts20 21 9. Sleep / Standby Mode 22 10. Technical data 23 10.1. Memory requirements 23		
6.1. Clock settings for embOS timer interrupt 14 6.2. Clock settings for UART used for embOSView. 14 6.3. Conclusion about clock settings. 14 6.4. embOS hardware timer selection 15 6.5. UART for embOSView. 15 7. Stacks 16 7.1. Task stack for SH2A CPUs 16 7.2. System stack for SH2A CPUs 16 7.3. Interrupt stack for SH2A CPUs 16 7.4. Reducing the stack size 16 8.1. Interrupt processing with SH2A CPUs 18 8.2. Zero latency interrupts with SH2A CPUs 18 8.3. Interrupt priorities with embOS for SH2A CPUs 18 8.4. Register bank switching. 19 8.5. Defining interrupt handlers for SH2A CPUs in "C" 19 8.6. OS_SetFastIntPriorityLimit(): Setting the interrupt priority limit for fast interrupts20 8.7. Interrupt vector table 21 9. Sleep / Standby Mode 22 10. Technical data 23 10.1. Memory requirements 23		
6.2. Clock settings for UART used for embOSView. 14 6.3. Conclusion about clock settings. 14 6.4. embOS hardware timer selection. 15 6.5. UART for embOSView. 15 7. Stacks 16 7.1. Task stack for SH2A CPUs. 16 7.2. System stack for SH2A CPUs 16 7.3. Interrupt stack for SH2A CPUs 16 7.4. Reducing the stack size 16 8. Interrupts with SH2A CPUs 18 8.1. Interrupt processing with SH2A CPUs 18 8.2. Zero latency interrupts with SH2A CPUs 18 8.3. Interrupt priorities with embOS for SH2A CPUs 18 8.4. Register bank switching. 19 8.5. Defining interrupt handlers for SH2A CPUs in "C" 19 8.6. OS_SetFastIntPriorityLimit(): Setting the interrupt priority limit for fast interrupts20 21 9. Sleep / Standby Mode 22 10. Technical data 23 10.1. Memory requirements 23	I Contraction of the second	
6.3. Conclusion about clock settings.146.4. embOShardware timer selection.156.5. UART for embOSView.157. Stacks167.1. Task stack for SH2A CPUs.167.2. System stack for SH2A CPUs.167.3. Interrupt stack for SH2A CPUs.167.4. Reducing the stack size168. Interrupts with SH2A CPUs.188.1. Interrupt processing with SH2A CPUs.188.2. Zero latency interrupts with SH2A CPUs.188.3. Interrupt priorities with embOS for SH2A CPUs.188.4. Register bank switching.198.5. Defining interrupt handlers for SH2A CPUs in "C".198.6. OS_SetFastIntPriorityLimit(): Setting the interrupt priority limit for fast interrupts20219. Sleep / Standby Mode2210. Technical data2310.1. Memory requirements23		
6.4. embOS hardware timer selection156.5. UART for embOSView157. Stacks167.1. Task stack for SH2A CPUs167.2. System stack for SH2A CPUs167.3. Interrupt stack for SH2A CPUs167.4. Reducing the stack size168. Interrupts with SH2A CPUs188.1. Interrupt processing with SH2A CPUs188.2. Zero latency interrupts with SH2A CPUs188.3. Interrupt priorities with embOS for SH2A CPUs188.4. Register bank switching198.5. Defining interrupt handlers for SH2A CPUs in "C"198.6. OS_SetFastIntPriorityLimit(): Setting the interrupt priority limit for fast interrupts20219. Sleep / Standby Mode2210. Technical data2310.1. Memory requirements23		
6.5. UART for embOSView.157. Stacks167.1. Task stack for SH2A CPUs.167.2. System stack for SH2A CPUs.167.3. Interrupt stack for SH2A CPUs167.4. Reducing the stack size168. Interrupts with SH2A CPUs188.1. Interrupt processing with SH2A CPUs188.2. Zero latency interrupts with SH2A CPUs188.3. Interrupt priorities with embOS for SH2A CPUs188.4. Register bank switching.198.5. Defining interrupt handlers for SH2A CPUs in "C"198.6. OS_SetFastIntPriorityLimit(): Setting the interrupt priority limit for fast interrupts20219. Sleep / Standby Mode2210. Technical data2310.1. Memory requirements23		
7. Stacks 16 7.1. Task stack for SH2A CPUs 16 7.2. System stack for SH2A CPUs 16 7.3. Interrupt stack for SH2A CPUs 16 7.4. Reducing the stack size 16 8. Interrupts with SH2A CPUs 18 8.1. Interrupt processing with SH2A CPUs 18 8.2. Zero latency interrupts with SH2A CPUs 18 8.3. Interrupt priorities with embOS for SH2A CPUs 18 8.4. Register bank switching. 19 8.5. Defining interrupt handlers for SH2A CPUs in "C" 19 8.6. OS_SetFastIntPriorityLimit(): Setting the interrupt priority limit for fast interrupts20 21 9. Sleep / Standby Mode 22 10. Technical data 23 10.1. Memory requirements 23		
7.1. Task stack for SH2A CPUs167.2. System stack for SH2A CPUs167.3. Interrupt stack for SH2A CPUs167.4. Reducing the stack size168. Interrupts with SH2A CPUs188.1. Interrupt processing with SH2A CPUs188.2. Zero latency interrupts with SH2A CPUs188.3. Interrupt priorities with embOS for SH2A CPUs188.4. Register bank switching198.5. Defining interrupt handlers for SH2A CPUs in "C"198.6. OS_SetFastIntPriorityLimit(): Setting the interrupt priority limit for fast interrupts208.7. Interrupt vector table219. Sleep / Standby Mode2210. Technical data2310.1. Memory requirements23		
7.2. System stack for SH2A CPUs167.3. Interrupt stack for SH2A CPUs167.4. Reducing the stack size168. Interrupts with SH2A CPUs188.1. Interrupt processing with SH2A CPUs188.2. Zero latency interrupts with SH2A CPUs188.3. Interrupt priorities with embOS for SH2A CPUs188.4. Register bank switching198.5. Defining interrupt handlers for SH2A CPUs in "C"198.6. OS_SetFastIntPriorityLimit(): Setting the interrupt priority limit for fast interrupts208.7. Interrupt vector table219. Sleep / Standby Mode2210. Technical data2310.1. Memory requirements23		
7.3. Interrupt stack for SH2A CPUs 16 7.4. Reducing the stack size 16 8. Interrupts with SH2A CPUs 18 8.1. Interrupt processing with SH2A CPUs 18 8.2. Zero latency interrupts with SH2A CPUs 18 8.3. Interrupt priorities with embOS for SH2A CPUs 18 8.4. Register bank switching 19 8.5. Defining interrupt handlers for SH2A CPUs in "C" 19 8.6. OS_SetFastIntPriorityLimit(): Setting the interrupt priority limit for fast interrupts20 21 9. Sleep / Standby Mode 22 10. Technical data 23 10.1. Memory requirements 23		
7.4. Reducing the stack size168. Interrupts with SH2A CPUs188.1. Interrupt processing with SH2A CPUs188.2. Zero latency interrupts with SH2A CPUs188.3. Interrupt priorities with embOS for SH2A CPUs188.4. Register bank switching198.5. Defining interrupt handlers for SH2A CPUs in "C"198.6. OS_SetFastIntPriorityLimit(): Setting the interrupt priority limit for fast interrupts208.7. Interrupt vector table219. Sleep / Standby Mode2210. Technical data2310.1. Memory requirements23	7.3. Interrupt stack for SH2A CPUs	. 16
 8. Interrupts with SH2A CPUs 8.1. Interrupt processing with SH2A CPUs 8.2. Zero latency interrupts with SH2A CPUs 8.3. Interrupt priorities with <i>embOS</i> for SH2A CPUs 8.4. Register bank switching 19 8.5. Defining interrupt handlers for SH2A CPUs in "C" 19 8.6. OS_SetFastIntPriorityLimit(): Setting the interrupt priority limit for fast interrupts20 8.7. Interrupt vector table 21 9. Sleep / Standby Mode 22 10. Technical data 23 		
8.1. Interrupt processing with SH2A CPUs 18 8.2. Zero latency interrupts with SH2A CPUs 18 8.3. Interrupt priorities with embOS for SH2A CPUs 18 8.4. Register bank switching 19 8.5. Defining interrupt handlers for SH2A CPUs in "C" 19 8.6. OS_SetFastIntPriorityLimit(): Setting the interrupt priority limit for fast interrupts20 21 9. Sleep / Standby Mode 22 10. Technical data 23 10.1. Memory requirements 23	•	
8.2. Zero latency interrupts with SH2A CPUs 18 8.3. Interrupt priorities with embOS for SH2A CPUs 18 8.4. Register bank switching 19 8.5. Defining interrupt handlers for SH2A CPUs in "C" 19 8.6. OS_SetFastIntPriorityLimit(): Setting the interrupt priority limit for fast interrupts20 21 9. Sleep / Standby Mode 22 10. Technical data 23 10.1. Memory requirements 23	I Contraction of the second	
8.3. Interrupt priorities with embOS for SH2A CPUs 18 8.4. Register bank switching. 19 8.5. Defining interrupt handlers for SH2A CPUs in "C" 19 8.6. OS_SetFastIntPriorityLimit(): Setting the interrupt priority limit for fast interrupts20 19 8.7. Interrupt vector table 21 9. Sleep / Standby Mode 22 10. Technical data 23 10.1. Memory requirements 23		
8.4. Register bank switching. 19 8.5. Defining interrupt handlers for SH2A CPUs in "C". 19 8.6. OS_SetFastIntPriorityLimit(): Setting the interrupt priority limit for fast interrupts20 19 8.7. Interrupt vector table 21 9. Sleep / Standby Mode 22 10. Technical data 23 10.1. Memory requirements 23		
8.5. Defining interrupt handlers for SH2A CPUs in "C" 19 8.6. OS_SetFastIntPriorityLimit(): Setting the interrupt priority limit for fast interrupts20 21 9. Sleep / Standby Mode 22 10. Technical data 23 10.1. Memory requirements 23		
8.6. OS_SetFastIntPriorityLimit(): Setting the interrupt priority limit for fast interrupts20 8.7. Interrupt vector table 21 9. Sleep / Standby Mode 22 10. Technical data 23 10.1. Memory requirements 23	8.5. Defining interrupt handlers for SH2A CPUs in "C"	19
8.7. Interrupt vector table219. Sleep / Standby Mode2210. Technical data2310.1. Memory requirements23	8.6. OS SetFastIntPriorityLimit(): Setting the interrupt priority limit for fast interrupt	s20
9. Sleep / Standby Mode2210. Technical data2310.1. Memory requirements23		
10. Technical data 23 10.1. Memory requirements 23		
10.1. Memory requirements		
12. Index		

1. About this document

This guide describes how to use *embOS* for SH2A Real Time Operating System for the RENESAS SH2A series of microcontroller using Renesas HEW4 and the RENESAS shc compiler.

1.1. How to use this manual

This manual describes all CPU and compiler specifics for *embOS* using SH2A CPUs with Renesas HEW4 workbench and shc compiler. Before actually using *embOS*, you should read or at least glance through this manual in order to become familiar with the software.

Chapter 2 gives you a step-by-step introduction, how to install and use *embOS* using Renesas compiler and HEW. If you have no experience using *embOS*, you should follow this introduction, even if you do not plan to use HEW workbench, because it is the easiest way to learn how to use *embOS* in your application.

Most of the other chapters in this document are intended to provide you with detailed information about functionality and fine-tuning of *embOS* for the SH2A CPUs and Renesas compiler.

2. Using embOS with HEW Workbench

The following chapter describes how to install and work with *embOS* for SH2A CPUs and HEW Embedded Workbench

2.1. Installation

embOS is shipped on CD-ROM or as a zip-file in electronic form.

In order to install it, proceed as follows:

If you received a CD, copy the entire contents to your hard-drive into any folder of your choice. When copying, please keep all files in their respective sub directories. Make sure the files are not read only after copying.

If you received a zip-file, please extract it to any folder of your choice, preserving the directory structure of the zip-file.

Assuming that you are using Renesas HEW workbench to develop your application, no further installation steps are required. You will find a prepared sample workspace and a start project for an SH7203 CPU, which you should use and modify to write your application. So follow the instructions of the next chapter 'First steps'.

You should do this even if you do not intend to use HEW Embedded Workbench for your application development in order to become familiar with *em-bOS*.

embOS does in no way rely on the HEW Embedded Workbench, it may be used without the workbench using batch files or a make utility without any problem.

2.2. First steps

After installation of *embOS* (\rightarrow Installation) you are able to create your first multitasking application. You received a ready to go sample start workspace for an SH7203 CPU which might be used as a starting point for your applications.

Your *embOS* distribution contains one folder 'Start' which contains the sample start workspace and a subfolder Start_SH7203 containing the project and all CPU specific files required for this project.

Every additional files used to build your *embOS* application are located in the Start folder and its subfolders.

To get your application running, you should proceed as follows:

- Create a work directory for your application, for example c:\work
- Copy all files and subdirectories from the *embOS* distribution disk into your work directory.
- Clear the read only attribute of all files in the new 'Start'-folder in your working directory.
- Open the folder 'Start' in your work directory.
- Open the start workspace 'Start_SH7203.hws'. (e.g. by double clicking it)
- You may select the Configuration "Debug" and the session "Session_SH2_HMon" which allows downloading and debugging of the the sample application into the target Flash of an RSK 7203 eval board using the E10ALite emulator.
- Build the start project

After building the start project, your screen should look like follows:



2.3. The sample application Start_LEDBlink.c

The following is a printout of the sample application Start_LEDBlink.c. It is a good starting-point for your application.

What happens is easy to see:

After initialization of *embOS;* two tasks are created and started. The two tasks are activated and execute until they run into the delay, then suspend for the specified time and continue execution.

```
SEGGER MICROCONTROLLER GmbH & Co KG
*
     Solutions for real time microcontroller applications
   *
     (c) 1995 - 2007 SEGGER Microcontroller GmbH & Co KG
*
     www.segger.com
                  Support: support@segger.com
_____
File
    : Start LEDBlink.c
Purpose : Sample program for OS running on EVAL-boards with LEDs
  ----- END-OF-HEADER -----*/
#include "RTOS.h"
#include "BSP.h"
OS_STACKPTR int StackHP[128], StackLP[128];
                                     /* Task stacks */
                                /* Task-control-blocks */
OS TASK TCBHP, TCBLP;
static void HPTask(void) {
 while (1) {
  BSP ToggleLED(0);
  OS Delay (50);
 }
}
static void LPTask(void) {
 while (1) {
  BSP ToggleLED(1);
  OS Delay (200);
 }
}
main
int main(void) {
 OS_IncDI();
OS_InitKern();
                         /* Initially disable interrupts
                                                 */
                         /* initialize OS
                                                 * /
                         /* initialize Hardware for OS
 OS<sup>_</sup>InitHW();
                                                 */
                         /* initialize LED ports
                                                 * /
 BSP Init();
 /* \overline{Y}ou need to create at least one task before calling OS Start() */
 OS_CREATETASK(&TCBHP, "HP Task", HPTask, 100, StackHP);
OS_CREATETASK(&TCBLP, "LP Task", LPTask, 50, StackLP);
 OS_Start();
                         /* Start multitasking
                                                 */
 return 0;
```

3. Using debugging tools to debug the application

The *embOS* start project contains a configuration which may be used to download the sample application into the external Flash on the RSK7203 eval board using the E10A emulator.

You should use this one to run the sample start application and become familiar with *embOS*.

The following description shows a sample session with the E10Lite emulator.

3.1. Using Renesas E10A Lite emulator with RSK7203

After building the application, connect to the target, download the generated output file, and perform a reset command. The debug window will show the startup code:



You may single-step through the startup code to reach main(), or you may open the "Start LEDBlink.c" file and set a breakpoint at main:

	3 - High-performance Embedded Workshop - [Start_LEDBlink.c]	
≻ <u>File E</u> dit ⊻ie	ew <u>Project Build D</u> ebug Set <u>up T</u> ools Te <u>s</u> t <u>W</u> indow <u>D</u> evice <u>H</u> elp	_ 8
🗅 😂 🖬 🙆	🖡 😝 🕺 🖻 💼 😝 🥔 🎬 🏙 🚣 Debug 💽 SessionSH2A_FPU_E10A_	
	E., Source	
00001B74	int main(void) {	•
00001B76	OS_IncDI(); /* Initially disable interrupts */	_
00001BA8	OS InitKern(); /* initialize OS */	
00001BB4	OS InitHW(); /* initialize Hardware for OS */	
00001BBE	BSP Init(); /* initialize LED ports */	
	/* You need to create at least one task here ! */	
00001BC8	OS CREATETASK(&TCBHP, "HP Task", HPTask, 100, StackHP);	
00001BEA	OS CREATETASK(&TCBLP, "LP Task", LPTask, 50, StackLP);	
00001COC	OS Start(); /* Start multitasking */	
00001C16	return 0;	
00001C1A	}	
	/****** End of file ************************************	-
• [
🧼 Start_LEDBli.		
ady		12 14 D

When you then issue a "Go" command, you will reach at main().

Start SH7202	- High-performance Embedded Workshop - [Start_LEDBlink.c]	
		_ 8 :
	😂 🕺 🖻 🕄 🔂 🌌 🛗 👗 Debug 🔽 SessionSH2A_FPU_E10A 🔽	
Source Ad E.	Source	
00001B74 🔵	int main(void) {	F.
00001B76	OS IncDI(); /* Initially disable interrupts */	-
00001BA8	OS InitKern(); /* initialize OS */	
00001BB4	OS InitHW(); /* initialize Hardware for OS */	
00001BBE	BSP Init(); /* initialize LED ports */	
	/* You need to create at least one task here ! */	
00001BC8	OS CREATETASK(&TCBHP, "HP Task", HPTask, 100, StackHP);	
00001BEA	OS CREATETASK(&TCBLP, "LP Task", LPTask, 50, StackLP);	
00001COC	OS Start(); /* Start multitasking */	
00001C16	return 0;	
00001C1A	}	
	/******* End of file ************************************	
•		
Start_LEDBli	🖉 resetora c	
S OTGIC_CED DII		
ady		<u>.</u>

OS_IncDI() disables interrupts and tells *embOS*, that interrupts should not be enabled during OS InitKern().

OS_InitKern() initializes *embOS* –Variables. If OS_incDI() was not called before, interrupts will be enabled. As this function is part of the *embOS* library, you may step into it in disassembly mode only.

OS_InitHW() is part of RTOSINIT.c and therefore part of your application. Its primary purpose is to initialize the hardware required to generate the timer-tick-interrupt for *embOS*. Step through it to see what is done.

 $\texttt{OS_Start}()$ is the last line executed in main, since it starts multitasking and does not return.

Before you step into OS_Start(), you should set two break points in the two tasks as shown below

Start_SH7203 - High-performance Embedded Workshop - [Start_LEDBlink.c]	_ 🗆 ×	
🗇 File Edit View Project Build Debug Setyp Iools Te <u>s</u> t Window Device Help	_ 8 ×	
📘 🗅 😂 🖬 🛃 😸 🖧 🖻 😭 🔂 🌌 🎒 🍪 🏙 🚟 Debug 💽 SessionSH2A_F	PU_E10A 💌 🥕 🦚	
Source Ad E Source		
00001B10 static void HPTask(void) { 00001B12 while (1) {		
00001B1A BSP_ToggleLED(0); 00001B20 OS_Delay (50);		
00001B3E)		
00001B40 static void LPTask(void) { 00001B42 while (1) {		
00001B4A • BSP_ToggleLED(1); 00001B50 OS_Delay (200);		
00001B72 }		
Start_LEDBli		
teady		

As OS_Start() is part of the *embOS* library, you can step through it in disassembly mode only. You may press GO, step over OS_Start(), or step into OS_Start() in disassembly mode until you reach the highest priority task.

X
X
Ô
-1
E.
-
-1
-11
-1
D //

If you continue stepping, you will arrive in the task with the lower priority:

Start SH7203	- High-performance Embedded Workshop - [Start_LEDBlink.c]	X	
	w <u>Project Build Debug</u> Setyp <u>T</u> ools Te <u>st W</u> indow <u>D</u> evice <u>H</u> elp		
🛛 🗅 🖨 🗐	「 😂 ※ 🖻 💼 🔂 🥸 🗒 🛗 📥 Debug 💽 SessionSH2A_FPU_E10A_マ 🥕	ø	
Source Ad E	E., Source		
00001B10	static void HPTask(void) (IF.	
00001B12	while (1) (-	
00001B1A	BSP ToggleLED(0);		
00001B20	OS Delay (50);		
)		
00001B3E			
00001B40	static void LPTask(void) (
00001B42	while (1) {		
00001B4A	BSP ToggleLED(1):		
00001850			
00001872 }			
Start_LEDBli			
EVENT CONDITION	3 82 83 84	D /	

Continuing to step through the program, there is no other task ready for execution. *embOS* will suspend LPTask and switch to the idle-loop, which is always executed if there is nothing else to do:



If you set a breakpoint in both of our tasks, you will see that they continue execution after the given delay.

Coming from OS Idle(), you should execute the 'Go' command:

🛞 Start_SH7203 - High-performance Embedded Workshop - [Start_LEDBlink.c]				
File Edit View Project Build Debug Setup Tools Test Window Device Help				
📗 🗅 😂 🖬 🖨 🕺 X 🖻 💼 🤂 🥵 🛛 🏶 🛗 🛣 Debug 💽 SessionSH2A_FPU_E10A_ 💌 🥕 🏟				
Source Ad E., Source				
00001B10 static void HPTask(void) { 00001B12 while (1) {				
00001B1A • BSP_ToggleLED(0); 00001B20				
Start_LEDBi Start_LEDBi				
Name Value Type				
Watch1 / Watch2 / Watch3 / Watch4 /				
Ready				

As can be seen by the value of *embOS* timer variable os_time , shown in the watch window, the HPTask continues operation after expiration of the 50 ms delay.

3.2. Common debugging hints

For debugging your application, you should use a debug build, e.g. use the debug build libraries in your projects if possible. The debug build contains additional error check functions during runtime.

When an error is detected, the debug libraries call OS Error ().

Using an emulator or simulator you should set a breakpoint there. The actual error code is assigned to the global variable <code>OS_Status</code>. The program then waits for this variable to be reset. This allows to get back to the program-code that caused the problem easily: Simply reset this variable to 0 using your in circuit-emulator or simulator, and you can step back to the program sequence causing the problem. Most of the time, a look at this part of the program will make the problem clear.

How to select an other library with debug code for your projects is described later on in this manual.

4. Build your own application

To build your own application, you may start with the sample start project. This has the advantage, that all necessary files are included and all settings for the project are already done.

You may also add all necessary files for *embOS* into your own project as described below.

4.1. Required files for an *embOS* application

To build an application using *embOS*, the following files from your *embOS* distribution are required and have to be included in your project:

- RTOS.h from sub folder Start\Inc\ This header file declares all *embOS* API functions and data types and has to be included in any source file using *embOS* functions.
- **OS_Config.h** from the Start\Inc\ subfolder. This file may be used to define different options for different project configurations. Normally, this file is used to define the library types used for debug and release builds. You may add other options to this file.
- RTOSInit_*.c from one CPU subfolder. It contains hardware dependent initialization code for *embOS* timer and optional UART for embOSView.
- One *embOS* library from the Start\Lib\ subfolder. Please set the appropriate OS_LIBMODE define according to the chosen library. This is normally done in the file OS_Config.h
- **OS_Error.c** from subfolder Setup\ of the CPU specific subfolder, if any library other than Release build library is used in your project.

When you decide to write your own startup code, please ensure that non initialized variables are initialized with zero, according to "C" standard. This is required for some *embOS* internal variables.

Your main() function has to initialize *embOS* by call of OS_InitKern() and OS_InitHW() prior any other *embOS* functions except OS_IncDI() are called.

4.2. Add your own code

For your own code, you may add your files to the project. You should then modify or replace the main.c source file in the subfolder src\.

4.3. Change library mode

For your application you may wish to use a different *embOS* library. For debugging and program development you should use an *embOS* debug library. For your final application you may wish to use an *embOS* release library. Therefore you may have to replace the *embOS* library in your project or target:

- Add the appropriate library from the Lib-subdirectory to your project.
- Remove the previous library from your project or exclude it from build.
- Set the appropriate OS_LIBMODE_* define as tool chain compiler option. Normally done in the OS_Config.h file.

Refer to chapter 5 about the library naming conventions to select the correct library.

5. HEW compiler specifics

5.1. Memory models, compiler options

embOS for SH2A for HEW and shc compiler is delivered with libraries for the default options and compiler settings.

5.2. Available libraries

embOS is shipped with libraries for SH2A CPUs with or without floating point unit.

Parameter	Meaning	Values	
CPU	CPU variant	2A:	SH2A CPU
FPU	Floating point unit	N:	None
		F:	Floating-point unit
Endianess	Type of endianess	B:	Big
LibMode	Library mode	XR:	Release
		R:	Release
		S:	Stack check
		SP:	Stack check + profiling
		D:	Debug
		DP:	Debug + profiling
		DT:	Debug + profiling + Trace

RTOS <CPU> <FPU> <Endianess>_<LibMode>.lib

This results in 14 different libraries delivered with *embOS*. For the different library versions, the following defines have to be set:

Library mode	Meaning	Define
XR	Extreme release	OS_LIBMODE_XR
R	Release	OS_LIBMODE_R
S	Stack check	OS_LIBMODE_S
SP	Stack check + Profiling	OS_LIBMODE_SP
D	Debug + stack check	OS_LIBMODE_D
DP	Debug + stack check + Profiling	OS_LIBMODE_DP
DT	Debug + stack check + profiling + Trace	OS_LIBMODE_DT

When using HEW workbench, please check the following points:

- The endianess is set as general project option
- One *embOS* library is part of your project (included in one group of your target). When a CPU with floating point unit is used, the library with floating point option has to be used.
- The appropriate define according to *embOS* library mode is set as compiler preprocessor option for your project. May be defined in OS_Config.h.

5.3. Distributed project files

The distribution of *embOS* for SH2A and HEW compiler contains several start projects for various SH2A CPUs.

The start projects contain an *embOS* debug and profiling library which should be used during program development.

6. SH2A CPU specifics

All hardware specific functions required for *embOS* are located in the CPU specific RTOSInit_*.c files.

Settings for CPU clock speed and UART settings for embOSView are defined with most common defaults. According to your specific hardware, these settings may have to be changed to ensure proper timer tick and UART communication with embOSView..

As far as possible, you should not modify RTOSInit.c, as this has the disadvantage, that this modifications have to be tracked when you update to a newer version of *embOS*.

Various CPU derivates may be equipped with different peripherals. It may be necessary to write your own initialization code for your specific CPU derivate.

You may therefore copy one RTOSInit_*.c file which is closest to your CPU variant and modify this new created file to handle your CPU.

6.1. Clock settings for *embOS* timer interrupt

OS_InitHW() routine in RTOSInit.c derives timer init values from the constant define OS_PCLK_TIMER. Per default, the value of OS_PCLK_TIMER equals OS_FSYS / OS_PCLK_DIVIDER / 8, which defines the CPU clock of the target system. Wrong settings would result *embOS* timer ticks unequal to 1 ms.

To adapt the *embOS* timer tick frequency to your CPU, you may:

- Define OS_FSYS as project option. OS_FSYS should equal your CPU clock frequency in Hertz. Note that modification of OS_FSYS may also affect the UART initialization for embOSView.
- You may alternatively define OS_PCLK_TIMER or OS_PCLK_DIVIDER as project option (compiler preprocessor option). These values are used to calculate the timer compare value used for *embOS* timer.

The CPU clock generator and PLL itself is initialized during startup in the function HardwareSetup() which is implemented in the source file hwsetup.c.

6.2. Clock settings for UART used for embOSView

OS_COM_Init() routine in RTOSInit.c derives baudrate generator init values from the constant define OS_PCLK_UART. Per default, the value of OS_PCLK_UART equals OS_FSYS / OS_PCLK_DIVIDER.

To ensure correct time base clock for baudrate generator used for embOSView, you may:

- Define OS_FSYS as project option. OS_FSYS should equal your CPU clock frequency in Hertz. Note that modification of OS_FSYS may also affect the timer initialization for *embOS* tick timer.
- You may alternatively define OS_PCLK_UART as project option (compiler preprocessor option). This value is used to calculate values used to initialize UART used for communication with embOSView.

6.3. Conclusion about clock settings

• **OS_FSYS** has to be defined according to your CPU clock frequency. This should be defined as compiler preprocessor option in your project.

- **OS_PCLK_TIMER** has to be defined to fit the frequency used as peripheral clock for the *embOS* timer. The value defaults to OS_FSYS. It should be modified and defined as compiler preprocessor option if modification is required.
- **OS_PCLK_UART** has to be defined to fit the frequency used as peripheral clock for the UART used for communication with embOSView. The value defaults to OS_FSYS / OS_PCLK_DIVIDER. It should be modified and defined as compiler preprocessor option if modification is required.

6.4. embOS hardware timer selection

embOS for SH2A CPUs is prepared to use one Compare Match Timer (CMT) channel as time base timer.

The initialization code and interrupt handler are delivered in source code and are located in RTOSInit_*.c.

If another timer has to be used, the interrupt vector table entries in "vect.h" and "vecttbl.c" have to be modified accordingly.

6.5. UART for embOSView

Any SCIF UART of the SH2A CPU may be used as communication channel for embOSView which enables profiling analysis during runtime.

The initialization code and interrupt handler are delivered in source code and are located in RTOSInit_*.c.

 OS_UART i may be defined from 0 to 3 to select, initialize and enable one of the SCIFs. When embOSView should not be used, define OS_UART to -1. This may be done in OS Config.h.

The UART used for embOSView requires three interrupt handler which are defined in RTOSInit.c:

- OS_ISR_RxErr() is the reception error interrupt handler.
- OS ISR Rx () is the reception interrupt.
- OS_ISR_Tx () is the transmission interrupt which is called on Tx end condition.

The interrupt vector entries in the interrupt vector definition files "vect.h" and "vecttbl.c" have to be set according the UART channel which is used for embOSViev.

7. Stacks

7.1. Task stack for SH2A CPUs

Every *embOS* task has to have its own stack. Task stacks can be located in any RAM memory location that can be used as stack by the CPU.

As SH2A CPUs have a 32 bit stack pointer, the whole memory area can be used as task stack.

Please note, that the task stacks have to be aligned at EVEN addresses. To ensure proper alignment, implement the task stack as array of int.

The stack-size required for tasks is the sum of the stack-size of all routines plus basic stack size.

The basic stack size is the size of memory required to store the registers of the CPU plus the stack size required by *embOS* -routines.

For the SH2A CPU, the stack size for the CPU registers is 48 bytes.

As the SH2A CPUs do not support a separate interrupt stack, all high priority interrupts may run on the task stacks as well. Therefore we recommend at least a minimum of 256 bytes for task stacks.

7.2. System stack for SH2A CPUs

The system stack size required by *embOS* is about 40 bytes (65 bytes in. profiling builds) However, since the system stack is also used by the application before the start of multitasking (the call to $OS_Start()$), and because software-timers also use the system-stack, the actual stack requirements depend on the application.

Because *embOS* for SH2A performs an interrupt stack switching to the system stack, all interrupts will also run on the system stack.

The stack used as system stack is the one defined as STACK in the "S" section in the linker command description. The stack size is defined in the "stacksct.h" header file.

We recommend at least a minimum of 256 bytes.

7.3. Interrupt stack for SH2A CPUs

The SH2A CPUs do not support a hardware interrupt stack. All interrupts primarily run on the current stack.

To reduce the amount of task-stack used by interrupts, *embOS* for SH2A uses register bank switching mode for interrupts and supports its own interrupt stack. During the execution of the *embOS* ISR handler function <code>OS_CallISR()</code> and <code>OS_CallNestableISR()</code>, *embOS* automatically switches to the system stack. Only the first level interrupt will use some amount of task stack. At least the return address, the status register, some CPU registers and in case a CPU with FPU is used, the floating point registers are stored on the task stack once.

7.4. Reducing the stack size

The stack check libraries check the used stack of every task and the system stack also. Using embOSView, the total size and used size of any stack can be examined. This may be used to analyze reduce the stack sizes, if RAM space is a problem in your application.

If the floating point unit is not used, a CPU without floating point unit may be selected under project options and the *embOS* libraries without floating point support may be used to reduce the interrupt stack size.

8. Interrupts with SH2A CPUs

The following chapter describes interrupt specifics of SH2A CPUs and the interrupt modes used with *embOS*.

8.1. Interrupt processing with SH2A CPUs

SH2A CPUs support a priority controlled interrupt mode and as an option an additional register bank switching mechanism. This mode supports the following features:

- Interrupt priority registers to assign 16 priority levels to peripheral interrupts.
- Priority level controlled masking.
- Interrupts with higher priority are never disabled by entering an interrupt service routine with lower priority.
- If bank switching is enabled for the interrupt priority of the current interrupt, the CPU switches to an other register bank.

Interrupt processing is as follows:

- The CPU-core receives an interrupt request from the interrupt controller.
- If interrupts are enabled for the priority of the interrupting device, the interrupt is accepted and executed.
- The CPU stores the PC and the status register onto the current stack.
- The interrupt mask level in the status register of the CPU is updated from the level of the interrupting device.
- The CPU jumps to the address specified in the vector table for the interrupt service routine (ISR)
- If bank switching is enabled for this interrupt, the CPU switches to an other register bank.
- ISR: Save registers if register bank switching is not enabled
- ISR: User-defined functionality
- ISR: Restore registers, or restore register bank by switching back to previous bank.
- ISR: Execute RTE command, restoring PC and status register from the satck.
- For more details, refer to the RENESAS manuals.

8.2. Zero latency interrupts with SH2A CPUs

Instead of disabling interrupts when *embOS* does atomic operations, the interrupt level of the CPU is set to a higher user definable level. Therefore all interrupts with higher levels can still be processed.

These interrupts are named Zero latency interrupts.

The default level limit for fast interrupts is set to 8, meaning, any interrupt with level 9 or above is never disabled and can be accepted anytime.

You must not execute any *embOS* function from within a Zero latency interrupt function.

8.3. Interrupt priorities with *embOS* for SH2A CPUs

With introduction of *Zero latency interrupts*, interrupt priorities useable by the application are divided into two groups:

• Low priority interrupts with priorities from 1 to a user definable priority limit. These interrupts are called *embOS* interrupts.

• High priority interrupts with priorities above the user definable priority limit. These interrupts are called **Zero latency interrupts**.

Interrupt handler functions for both types have to follow the coding guidelines described in the following chapters.

The priority limit between *embOS* interrupts and Zero latency interrupts can be set at runtime by a call of OS SetFastIntPriorityLimit().

8.4. Register bank switching.

The SH2A-LSI has register banks that enable register saving and restoration required in the interrupt processing to be performed at high speed. The interrupt service routine therefore does not need to push registers onto the stack, if register bank switching is enabled.

When using *embOS*, register bank switching has to be enabled for all interrupts. The task switch from interrupt relies on the register bank switching in interrupt handler functions.

The initialization sequence which enables register bank switching is included in the <code>os_InitHW()</code> function.

8.5. Defining interrupt handlers for SH2A CPUs in "C"

Routines preceded by the keywords #pragma interrupt save & restore the temporary registers and all registers they modify onto the stack and return with RTE.

Because *embOS* enables register bank switching for all interrupts, the compiler has to be informed to add code for resetting the register bank right before the RTE command.

Therefore, the option (resbank) has to be used in the declaration of interrupt handler functions.

The interrupt function has to be declared in the interrupt vector table file "vect.h" and the interrupt vector has to be inserted in the vector table in "vecttbl.c".

The interrupt handler itself may be implemented in any source file. Default dummy interrupt handler are delivered in the source file "intprg.c". The interrupt handler used by embOS are implemented in the CPU specific RTOSInit_*.c file.

Example of an embOS interrupt handler

embOS interrupt handler have to be used for interrupt sources running at all priorities up to the user definable interrupt priority level limit for Zero latency interrupts.

```
#pragma interrupt (OS_ISR_Tick(resbank)) // resbank option required !
void OS_ISR_Tick(void) {
    OS_CallNestableISR(_IsrTickHandler);
}
```

Any interrupt handler running at priorities from 1 to the selectable "Zero Latency interrupt" priority limit has to be written according the code example above, regardless any other *embOS* API function is called.

The rules for an *embOS* interrupt handler are as follows:

- The embOS interrupt handler must be defined with (resbank) option
- The *embOS* interrupt handler **must not define any local variables**.

- The *embOS* interrupt handler has to call <code>OS_CallISR()</code>, when interrupts should not be nested. It has to call <code>OS_CallNestableISR()</code>, when nesting should be allowed.
- The interrupt handler must not perform any other operation, calculation or function call. This has to be done by the local function called from OS_CallISR() or OS_CallNestableISR().

Differences between OS_CallISR() and OS_CallNestableISR()

os_CallISR() should be used as entry function in an *embOS* interrupt handler, when the corresponding interrupt should not be interrupted by another *embOS* interrupt. OS_CallISR() sets the interrupt priority of the CPU to the user definable "Zero latency" interrupt priority level, thus locking any other *embOS* interrupt, High priority interrupts are not disabled.

OS_CallNestableISR() should be used as entry function in an *embOS* interrupt handler, when interruption by higher prioritized *embOS* interrupts should be allowed. OS_CallNestableISR() does not alter the interrupt priority of the CPU, thus keeping all interrupts with higher priority enabled.

Example of a Zero Latency interrupt handler

Zero Latency interrupt handler have to be used for interrupt sources running at priorities above the user definable interrupt priority limit.

```
#pragma interrupt FastUserInterrupt
void FastUserInterrupt (void) {
    unsigned long Count; // local variables are allowed
    Count = TPU_TCNT0;
    HandleCount(Count); // Any function call except embOS functions is allowed
}
```

The rules for a Zero Latency interrupt handler are as follows:

- Local variables may be used.
- Other functions may be called.
- Register bank switching may be used, but is not required.
- *embOS* functions must not be called, nor direct, neither indirect.
- The priority of the interrupt has to be above the user definable priority limit for Zero Latency interrupts.

8.6. OS_SetFastIntPriorityLimit(): Setting the interrupt priority limit for fast interrupts

The interrupt priority limit for Zero Latency interrupts is set to 8 by default. This means, all interrupts with higher priority from 9 to 15 will never be disabled by *embOS*.

Description

OS_SetFastIntPriorityLimit() is used to set the interrupt priority limit between Zero latency interrupts and lower priority *embOS* interrupts.

Prototype

```
void OS_SetFastIntPriorityLimit(unsigned int Priority)
```

Parameter	Meaning	
Priority	The highest value useable as priority for <i>embOS</i> interrupts. All interrupts with higher priority are never disabled by <i>em-bOS</i> . Valid range: 1 <= Priority <= 15	

Return value

NONE.

Add. information

To disable Zero latency interrupts at all, the priority limit may be set to 15 which is the highest interrupt priority for interrupts.

To modify the default priority limit, OS_SetFastIntPriorityLimit() should be called before *embOS* was started.

In the default projects, OS_SetFastIntPriorityLimit() is called from OS_IntHW() in RTOSInit_*.c.

All interrupts with low priority from 1 to the user definable priority limit for Zero latency interrupts have to call OS_CallISR() or OS_CallNestableISR() regardless any other *embOS* function is called in the interrupt handler.

This is required, because interrupts with low priorities may be interrupted by other interrupts calling *embOS* functions. The task switch from interrupt will only work if every *embOS* interrupt uses the same stack layout. This can only be guaranteed when OS_CallISR() or OS_CallNestableISR() is used.

Any interrupts running above the Zero latency interrupt priority limit must not call any *embOS* function.

8.7. Interrupt vector table

The sample start project uses startup code and an interrupt vector table written in "C" source and header files.

For *embOS*, the *embOS* timer tick interrupt vector is defined in the vector table. The *embOS* timer interrupt handler itself is located in the in the source code file RTOSInit_*.c.

9. Sleep / Standby Mode

Usage of the Sleep instruction is one possibility to save power consumption during idle times. If required, you may modify the $OS_Idle()$ routine, which is part of the hardware dependent module RtosInit.c.

The Sleep mode works without any problems, because the *embOS* scheduler is activated on any timer interrupt.

The Software Standby-Mode may be used, if scheduling depends on those interrupts, which may release Software Standby-Mode. The real-time operating system is halted during the execution of the Software-Standby mode if the timer that the scheduler uses is supplied from internal clock. With external clock, the scheduler keeps working. **embOS** timer may be realized with external hardware which triggers one of the interrupt inputs of the CPU.

Hardware standby mode can not be used, as this mode can not be suspended by any interrupt.

10. Technical data

10.1. Memory requirements

These values are neither precise nor guaranteed but they give you a good idea of the memory-requirements. They vary depending on the current version of *embOS*. The values in the table are for the release build library.

Short description	ROM	RAM
	[byte]	[byte]
Kernel	approx.2000	49
Add. Task		40
Add. Semaphore		16
Add. Mailbox		24
Add. Timer		20
Power-management		

11. Files shipped with *embOS*

embOS for SH2A and Renesas compiler is shipped with documentation in PDF format and release notes as html.

The start project, source files, all libraries and additional files required for linker or emulator / simulator are located in the sub folder 'Start'. The distribution of *embOS* contains the following files:

Directory	File	Explanation
Start\Boardsupport\	Start*.hws	Start workspace for HEW Embedded
RENESAS\		Workbench.
RSK*\		
Start_SH*\	*.hwp	CPU specific project file for <i>embOS</i>
Start\Inc\	RTOS.h	embOS API header file. To be included
		in any file using <i>embOS</i> functions
Start\Lib\	*.lib	embOS libraries
Start_SH*\Setup\	* • *	CPU specific files
Start_SH*\	* • *	Sample applications
Application\		
CPU\	*•*	embOS start project sources and files
		to build libraries and start projects
		(Source version only)
GenOsSrc\	* • *	embOS sources (Source version only)
	*.Bat	Batch files to build embOS libraries
		from sources (Source version only)

embOSView and the manuals are found in the root directory of the distribution.

12. Index

Ħ
#pragma interrupt19
С
Clock settings
Clock settings, timer interrupt 14
Clock settings, UART 14
E
embOS interrupt
н
Hardware timer
1
Installation
Interrupt mode
Interrupt priorities
Interrupt stack
Interrupt vector table21
Interrupts SH2A18
intprg.c19

Μ

Sleep-mode	22
STACK	
Stacks	16
Stacks, interrupt stack	16
Stacks, system stack	16
Stacks, task stacks	16
Standby-mode	22
System stack	16
т	
Task stacks	16
Technical data	23
U	
UART for embOSView	15
V	
vect.h	19
vecttbl.c	19
Z	
Zero latency interrupt	18