


# embOS

Real-Time  
Operating System

CPU & Compiler specifics  
for ARM core  
using Rowley CrossWorks  
Studio for ARM

Document: UM01007  
Software version 4.16  
Revision: 0  
Date: March 11, 2016



A product of SEGGER Microcontroller GmbH & Co. KG

[www.segger.com](http://www.segger.com)

## **Disclaimer**

Specifications written in this document are believed to be accurate, but are not guaranteed to be entirely free of error. The information in this manual is subject to change for functional or performance improvements without notice. Please make sure your manual is the latest edition. While the information herein is assumed to be accurate, SEGGER Microcontroller GmbH & Co. KG (SEGGER) assumes no responsibility for any errors or omissions. SEGGER makes and you receive no warranties or conditions, express, implied, statutory or in any communication with you. SEGGER specifically disclaims any implied warranty of merchantability or fitness for a particular purpose.

## **Copyright notice**

You may not extract portions of this manual or modify the PDF file in any way without the prior written permission of SEGGER. The software described in this document is furnished under a license and may only be used or copied in accordance with the terms of such a license.

© 2001 - 2016 SEGGER Microcontroller GmbH & Co. KG, Hilden / Germany

## **Trademarks**

Names mentioned in this manual may be trademarks of their respective companies.

Brand and product names are trademarks or registered trademarks of their respective holders.

## **Contact address**

SEGGER Microcontroller GmbH & Co. KG

In den Weiden 11  
D-40721 Hilden

Germany

Tel. +49 2103-2878-0

Fax. +49 2103-2878-28

E-mail: [support@segger.com](mailto:support@segger.com)

Internet: <http://www.segger.com>

## Manual versions

This manual describes the current software version. If any error occurs, inform us and we will try to assist you as soon as possible.

Contact us for further information on topics or routines not yet specified.

Print date: March 11, 2016

Manual version	Date	By	Explanation
4.16	160311	RH	Corrections and update.
3.82a1	091002	TS	New chapter compiler specifics
3.82a R0	090930	TS	Corrections
3.62 R1	081028	SK	Corrections and update.
3.62 R0	081022	TS	Initial version.



# About this document

## Assumptions

This document assumes that you already have a solid knowledge of the following:

- The software tools used for building your application (assembler, linker, C compiler)
- The C programming language
- The target processor
- DOS command line.

If you feel that your knowledge of C is not sufficient, we recommend *The C Programming Language* by Kernighan and Richie (ISBN 0-13-1103628), which describes the standard in C-programming and, in newer editions, also covers the ANSI C standard.

## How to use this manual

This manual explains all the functions and macros that the product offers. It assumes you have a working knowledge of the C language. Knowledge of assembly programming is not required.

## Typographic conventions for syntax

This manual uses the following typographic conventions:

Style	Used for
Body	Body text.
Keyword	Text that you enter at the command-prompt or that appears on the display (that is system functions, file- or pathnames).
Parameter	Parameters in API functions.
Sample	Sample code in program examples.
Sample comment	Comments in program examples.
Reference	Reference to chapters, sections, tables and figures or other documents.
<b>GUIElement</b>	Buttons, dialog boxes, menu names, menu commands.
<b>Emphasis</b>	Very important sections.

**Table 1.1: Typographic conventions**



**SEGGER Microcontroller GmbH & Co. KG** develops and distributes software development tools and ANSI C software components (middleware) for embedded systems in several industries such as telecom, medical technology, consumer electronics, automotive industry and industrial automation.

SEGGER's intention is to cut software development-time for embedded applications by offering compact flexible and easy to use middleware, allowing developers to concentrate on their application.

Our most popular products are emWin, a universal graphic software package for embedded applications, and embOS, a small yet efficient real-time kernel. emWin, written entirely in ANSI C, can easily be used on any CPU and most any display. It is complemented by the available PC tools: Bitmap Converter, Font Converter, Simulator and Viewer. embOS supports most 8/16/32-bit CPUs. Its small memory footprint makes it suitable for single-chip applications.

Apart from its main focus on software tools, SEGGER develops and produces programming tools for flash microcontrollers, as well as J-Link, a JTAG emulator to assist in development, debugging and production, which has rapidly become the industry standard for debug access to ARM cores.

**Corporate Office:**

<http://www.segger.com>

**United States Office:**

<http://www.segger-us.com>

## EMBEDDED SOFTWARE (Middleware)



**emWin**

**Graphics software and GUI**

emWin is designed to provide an efficient, processor- and display controller-independent graphical user interface (GUI) for any application that operates with a graphical display.



**embOS**

**Real Time Operating System**

embOS is an RTOS designed to offer the benefits of a complete multitasking system for hard real time applications with minimal resources.



**embOS/IP**

**TCP/IP stack**

embOS/IP a high-performance TCP/IP stack that has been optimized for speed, versatility and a small memory footprint.



**emFile**

**File system**

emFile is an embedded file system with FAT12, FAT16 and FAT32 support. Various Device drivers, e.g. for NAND and NOR flashes, SD/MMC and Compact-Flash cards, are available.



**USB-Stack**

**USB device/host stack**

A USB stack designed to work on any embedded system with a USB controller. Bulk communication and most standard device classes are supported.

## SEGGER TOOLS

**Flasher**

**Flash programmer**

Flash Programming tool primarily for micro controllers.

**J-Link**

**JTAG emulator for ARM cores**

USB driven JTAG interface for ARM cores.

**J-Trace**

**JTAG emulator with trace**

USB driven JTAG interface for ARM cores with Trace memory. supporting the ARM ETM (Embedded Trace Macrocell).

**J-Link / J-Trace Related Software**

Add-on software to be used with SEGGER's industry standard JTAG emulator, this includes flash programming software and flash breakpoints.



# Table of Contents

1	Using embOS.....	9
1.1	Installation .....	10
1.2	First steps .....	11
1.3	The example application OS_StartLEDBlink.c.....	12
1.4	Stepping through the sample application .....	13
2	Build your own application .....	17
2.1	Introduction.....	18
2.2	Required files for an embOS.....	18
2.3	Change library mode.....	18
2.4	Select another CPU .....	18
3	Libraries .....	21
3.1	Naming conventions for prebuilt libraries .....	22
4	CPU and Compiler specifics .....	23
4.1	Standard system libraries .....	24
4.2	Thread safe system libraries.....	25
5	Stacks .....	27
5.1	Task stack .....	28
5.2	System stack .....	28
5.3	Interrupt stack.....	28
5.4	Stack specifics .....	28
6	Interrupts.....	31
6.1	What happens when an interrupt occurs?.....	32
6.2	Defining interrupt handlers in C.....	33
6.3	Interrupt handling without vectored interrupt controller .....	34
6.4	Interrupt handling with vectored interrupt controller.....	35
6.4.1	OS_ARM_InstallISRHandler() .....	36
6.4.2	OS_ARM_EnableISR() .....	37
6.4.3	OS_ARM_DisableISR().....	38
6.4.4	OS_ARM_ISRSetPrio().....	39
6.4.5	OS_ARM_AssignISRSource() .....	40
6.4.6	OS_ARM_EnableISRSource() .....	41
6.4.7	OS_ARM_DisableISRSource() .....	42
6.5	Interrupt-stack switching .....	43
6.6	Fast Interrupt (FIQ) .....	44
7	MMU and cache support.....	45
7.1	MMU and cache support with embOS.....	46
7.2	MMU and cache handling for ARM9 CPUs.....	47
7.2.1	OS_ARM_MMU_InitTT() .....	48
7.2.2	OS_ARM_MMU_AddTTEntires() .....	49
7.2.3	OS_ARM_MMU_Enable().....	50
7.2.4	OS_ARM_MMU_GetVirtualAddr() .....	51
7.2.5	OS_ARM_MMU_v2p() .....	52
7.2.6	OS_ARM_ICACHE_Enable() .....	53

7.2.7	OS_ARM_DCACHE_Enable() .....	54
7.2.8	OS_ARM_DCACHE_CleanRange() .....	55
7.2.9	OS_ARM_DCACHE_InvalidateRange() .....	56
7.2.10	OS_ARM_CACHE_Sync() .....	57
7.2.11	OS_ARM_AddL2Cache() .....	58
7.3	MMU and cache handling for ARM720 CPUs.....	59
7.3.1	OS_ARM720_MMU_InitTT() .....	60
7.3.2	OS_ARM720_MMU_AddTTEntries() .....	61
7.3.3	OS_ARM720_MMU_Enable() .....	62
7.3.4	OS_ARM720_MMU_GetVirtualAddr() .....	63
7.3.5	OS_ARM720_MMU_v2p() .....	64
7.3.6	OS_ARM720_CACHE_Enable() .....	65
7.3.7	OS_ARM720_CACHE_CleanRange() .....	66
7.3.8	OS_ARM720_CACHE_InvalidateRange() .....	67
7.4	MMU and cache handling program sample .....	68
8	Technical data.....	69
8.1	Memory requirements.....	70



# Chapter 1

## Using embOS

This chapter describes how to start with and use embOS for ARM and the Rowley CrossWorks compiler. You should follow these steps to become familiar with embOS for ARM together with Rowley CrossWorks for ARM<sup>®</sup>.

## 1.1 Installation

embOS is shipped as a zip-file in electronic form.

To install it, proceed as follows:

Extract the zip-file to any folder of your choice, preserving the directory structure of this file. Keep all files in their respective sub directories. Make sure the files are not read only after copying.

Assuming that you are using the Rowley CrossStudio project manager to develop your application, no further installation steps are required. You will find a lot of prepared sample start projects, which you should use and modify to write your application. So follow the instructions of section *First steps*.

You should do this even if you do not intend to use the project manager for your application development to become familiar with embOS.

If you will not work with the project manager, you should: Copy either all or only the library-file that you need to your work-directory. This has the advantage that when you switch to an updated version of embOS later in a project, you do not affect older projects that use embOS also. embOS does in no way rely on Rowley CrossStudio project manager, it may be used without the project manager using batch files or a make utility without any problem.

## 1.2 First steps


After installation of embOS you can create your first multitasking application. You have received several ready to go sample start workspaces and projects and every other files needed in the subfolder **Start**. It is a good idea to use one of them as a starting point for all of your applications. The subfolder **BoardSupport** contains the workspaces and projects which are located in manufacturer- and CPU-specific subfolders.

To start with, you may use any project from **BoardSupport** subfolder:

To get your new application running, you should proceed as follows:

- Create a work directory for your application, for example `c:\work`.
- Copy the whole folder **Start** which is part of your embOS distribution into your work directory.
- Clear the read-only attribute of all files in the new **Start** folder.
- Open one sample workspace/project in **Start\BoardSupport\<DeviceManufacturer>\<CPU>** with your IDE (for example, by double clicking it).
- Build the project. It should be built without any error or warning messages.

After generating the project of your choice, the screen should look like this:



For additional information you should open the `ReadMe.txt` file which is part of every specific project. The ReadMe file describes the different configurations of the project and gives additional information about specific hardware settings of the supported eval boards, if required.

## 1.3 The example application OS\_StartLEDBlink.c

The following is a printout of the example application `OS_StartLEDBlink.c`. It is a good starting point for your application. (Note that the file actually shipped with your port of embOS may look slightly different from this one.)

What happens is easy to see:

After initialization of embOS; two tasks are created and started.

The two tasks are activated and execute until they run into the delay, then suspend for the specified time and continue execution.

```

/*****
 *          SEGGER Microcontroller GmbH & Co. KG          *
 *          The Embedded Experts                          *
 *****/
File      : OS_StartLEDBlink.c
Purpose   : embOS sample program running two simple tasks, each toggling
            a LED of the target hardware (as configured in BSP.c).
----- END-OF-HEADER -----
*/

#include "RTOS.h"
#include "BSP.h"

static OS_STACKPTR int StackHP[128], StackLP[128]; /* Task stacks */
static OS_TASK      TCBHP, TCBLP; /* Task-control-blocks */

static void HPTask(void) {
    while (1) {
        BSP_ToggleLED(0);
        OS_Delay (50);
    }
}

static void LPTask(void) {
    while (1) {
        BSP_ToggleLED(1);
        OS_Delay (200);
    }
}

/*****
 *
 *      main()
 */
int main(void) {
    OS_IncDI(); /* Initially disable interrupts */
    OS_InitKern(); /* Initialize OS */
    OS_InitHW(); /* Initialize Hardware for OS */
    BSP_Init(); /* Initialize LED ports */
    /* You need to create at least one task before calling OS_Start() */
    OS_CREATETASK(&TCBHP, "HP Task", HPTask, 100, StackHP);
    OS_CREATETASK(&TCBLP, "LP Task", LPTask, 50, StackLP);
    OS_Start(); /* Start multitasking */
    return 0;
}

/***** End Of File *****/

```


## 1.4 Stepping through the sample application

When starting the debugger, you will see the `main()` function (see example screenshot below). The `main()` function appears as long as project option **Run to main** is selected, which it is enabled by default. Now you can step through the program. `OS_IncDI()` initially disables interrupts.


`OS_InitKern()` is part of the embOS library and written in assembler; you can therefore only step into it in disassembly mode. It initializes the relevant OS variables. Because of the previous call of `OS_IncDI()`, interrupts are not enabled during execution of `OS_InitKern()`.

`OS_InitHW()` is part of `RTOSInit_*.c` and therefore part of your application. Its primary purpose is to initialize the hardware required to generate the system tick interrupt for embOS. Step through it to see what is done.

`OS_Start()` should be the last line in `main`, because it starts multitasking and does not return.




Before you step into `OS_Start()`, you should set two breakpoints in the two tasks as shown below.




As `OS_Start()` is part of the embOS library, you can step through it in disassembly mode only.

Click **GO**, step over `OS_Start()`, or step into `OS_Start()` in disassembly mode until you reach the highest priority task.




If you continue stepping, you will arrive in the task that has lower priority:




Continue to step through the program, there is no other task ready for execution. embOS will therefore start the idle-loop, which is an endless loop always executed if there is nothing else to do (no task is ready, no interrupt routine or timer executing).

You will arrive there when you step into the `OS_Delay()` function in disassembly mode. `OS_Idle()` is part of `RTOSInit*.c`. You may also set a breakpoint there before you step over the delay in `LPTask`.



If you set a breakpoint in one or both of our tasks, you will see that they continue execution after the given delay.

As can be seen by the value of embOS timer variable `OS_Global.Time`, shown in the Watch window, `HPTask` continues operation after expiration of the 50 system tick delay.





# Chapter 2

## Build your own application

This chapter provides all information to setup your own embOS project.

## 2.1 Introduction

To build your own application, you should always start with one of the supplied sample workspaces and projects. Therefore, select an embOS workspace as described in chapter *First steps* and modify the project to fit your needs. Using an embOS start project as starting point has the advantage that all necessary files are included and all settings for the project are already done.

## 2.2 Required files for an embOS

To build an application using embOS, the following files from your embOS distribution are required and have to be included in your project:

- `RTOS.h` from subfolder **Inc\**.  
This header file declares all embOS API functions and data types and has to be included in any source file using embOS functions.
- `RTOSInit_*.c` from one target specific **BoardSupport\<Manufacturer>\<MCU>\** subfolder.  
It contains hardware-dependent initialization code for embOS. It initializes the system timer interrupt and optional communication for embOSView via UART or JTAG.
- One embOS library from the subfolder **Lib\**.
- `OS_Error.c` from one target specific subfolder **BoardSupport\<Manufacturer>\<MCU>\**. The error handler is used if any debug library is used in your project.
- Additional CPU and compiler specific files may be required according to CPU.

When you decide to write your own startup code or use a low level `init()` function, ensure that non-initialized variables are initialized with zero, according to C standard. This is required for some embOS internal variables.

Your `main()` function has to initialize embOS by a call of `OS_InitKern()` and `OS_InitHW()` prior any other embOS functions are called.

You should then modify or replace the `OS_StartLEDBlink.c` source file in the subfolder **Application\**.

## 2.3 Change library mode

For your application you might want to choose another library. For debugging and program development you should use an embOS debug library. For your final application you may wish to use an embOS release library or a stack check library.

Therefore you have to select or replace the embOS library in your project or target:

- If your selected library is already available in your project, just select the appropriate configuration.
- To add a library, you may add the library to the existing Lib group. Exclude all other libraries from your build, delete unused libraries or remove them from the configuration.
- Check and set the appropriate `OS_LIBMODE_*` define as preprocessor option and/or modify the `OS_Config.h` file accordingly.

## 2.4 Select another CPU

embOS contains CPU-specific code for various CPUs. Manufacturer- and CPU-specific sample start workspaces and projects are located in the subfolders of the **BoardSupport** folder. To select a CPU which is already supported, just select the appropriate workspace from a CPU-specific folder.

If your CPU is currently not supported, examine all `RTOSInit.c` files in the CPU-specific subfolders and select one which almost fits your CPU. You may have to modify `OS_InitHW()`, `OS_COM_Init()`, the interrupt service routines for embOS system timer tick and communication to embOSView and the low level initialization.



# Chapter 3

## Libraries

This chapter describes the available embOS libraries.

## 3.1 Naming conventions for prebuilt libraries

embOS is shipped with different pre-built libraries with different combinations of the following features:

- Instruction set architecture - `Arch`
- CPU mode - `CpuMode`
- Byte order - `ByteOrder`
- Library mode - `LibMode`

The libraries are named as follows:

```
libos_<architecture>_<mode>_<endianess>_<interwork>_<libmode>.a
```

Parameter	Meaning	Values
<code>Arch</code>	Specifies the ARM architecture	v4t: ARMv4 v5te: ARMv5 v7a: ARMv7A
<code>CpuMode</code>	Specifies the CPU mode.	a: ARM t: Thumb/Thumb2
<code>ByteOrder</code>		be: Big endian le: Little endian
<code>Interwork</code>	Specifies if interworking is used	n: Non interwork i: Interwork
<code>LibMode</code>	Specifies the library mode.	xr: Extreme Release
		r: Release
		s: Stack check
		sp: Stack check + profiling
		d: Debug
		dp: Debug + profiling
		dt: Debug + profiling + trace

### Example

`libos_v7a_t_le_i_dp.a` is the library for an ARMv7A core, thumb2 mode, little endian mode, interwork, with debug and profiling support.

# **Chapter 4**

## **CPU and Compiler specifics**

## 4.1 Standard system libraries

embOS for ARM and Rowley compiler may be used with Rowley standard libraries for most of all projects.

Heap management and file operation functions of standard system libraries are not reentrant and can therefore not be used with embOS, if non thread-safe functions are used from different tasks.



## 4.2 Thread safe system libraries

System libraries delivered with Rowley compiler already contain a locking mechanism which may be used with embOS if required. embOS already contains the corresponding locking functions.

If you like to use thread safe system libraries please ensure to enable the use of multi threaded libraries in the project settings.



# Chapter 5

## Stacks

This chapter describes the different stacks.

## 5.1 Task stack

Each task uses its individual stack. The stack pointer is initialized and set every time a task is activated by the scheduler. The stack-size required for a task is the sum of the stack-size of all routines, plus a basic stack size, plus size used by exceptions.

The basic stack size is the size of memory required to store the registers of the CPU plus the stack size required by calling embOS-routines.

The minimum basic task stack size is about 68 bytes. Because any function call uses some amount of stack and every exception also pushes at least 32 bytes onto the current stack, the task stack size has to be large enough to handle one exception too. We recommend at least 256 bytes stack as a start.

## 5.2 System stack

The minimum system stack size required by embOS is about 136 bytes (stack check & profiling build). However, since the system stack is also used by the application before the start of multitasking (the call to `OS_Start()`), and because software-timers and C-level interrupt handlers also use the system-stack, the actual stack requirements depend on the application.

The size of the system stack can be changed by modifying the stack size define in your linker file. We recommend a minimum stack size of 136 bytes.

## 5.3 Interrupt stack

If a normal hardware exception occurs, the ARM core switches to IRQ mode, which has a separate stack pointer. To enable support for nested interrupts, execution of the ISR itself in a different CPU mode than IRQ mode is necessary. embOS switches to supervisor mode after saving scratch registers, `LR_irq` and `SPSR_irq` onto the IRQ stack.

As a result, only registers mentioned above are saved onto the IRQ stack. For the interrupt routine itself, the supervisor stack is used. The size of the interrupt stack can be changed by modifying the irq stack define in your linker file. We recommend at least 128 bytes.

Every interrupt requires 28 bytes on the interrupt stack. The maximum interrupt stack size required by the application can be calculated as "Maximum interrupt nesting level \* 28 bytes". For task switching from within an interrupt handler, it is required, that the end address of the interrupt stack is aligned to an 8 byte boundary. This alignment is forced during stack pointer initialization in the startup routine. Therefore, an additional margin of about 8 bytes should be added to the calculated maximum interrupt stack size. For standard applications, we recommend at least 92 to 128 bytes of interrupt stack.

## 5.4 Stack specifics

There are two stacks that have to be declared in the project settings or linker script file:

- A system stack.
- An interrupt stack.

The system stack is used during startup, during `main()`, or embOS internal functions, and for C-level interrupt handler.

The interrupt stack is used when an interrupt exception is triggered. The exception handler saves some registers and then performs a mode switch which then uses the system stack as stack for further execution.

The startup code initializes the system stack pointer and the IRQ stack pointer. When the CPU starts, it runs in Supervisor mode.

The startup code switches to IRQ mode and sets the stack pointer to the stack which was defined as interrupt stack. The startup code switches to system mode and sets the stack pointer to the stack which was defined as system stack.

The `main()` function therefore is called in system mode and uses the system stack. When embOS is initialized, the supervisor stack pointer is initialized. The supervisor stack and system stack are the same, both stack pointers point into the system stack.

This is no problem, because the CPU mode is not changed as long as `main()` is executed. All functions run in system mode before embOS switches to the supervisor stack and run in supervisor mode after the stack switching procedure. After embOS is started with `OS_Start()`, embOS internal functions run in supervisor mode, as long as no task is running. The system stack may then be used as supervisor stack, because it is not used anymore by other functions. Tasks run in system mode, but they do not use the "system" stack. Tasks have their own stack which is defined as some variable in any RAM location.



# **Chapter 6**

# **Interrupts**

## 6.1 What happens when an interrupt occurs?

- The CPU-core receives an interrupt request.
- As soon as the interrupts are enabled, the interrupt is executed.
- The CPU switches to the Interrupt stack.
- The CPU saves PC and flags in registers `LR_irq` and `SPSR_irq`.
- The CPU jumps to the vector address `0x18` and continues execution from there.
- `embOS_irq_handler()`: save scratch registers.
- `embOS_irq_handler()`: save `LR_irq` and `SPSR_irq`.
- `embOS_irq_handler()`: switch to supervisor mode.
- `embOS_irq_handler()`: execute `OS_irq_handler()` (defined in `RTOSINIT_*.C`).
- `embOS_OS_irq_handler()`: check for interrupt source and execute timer interrupt, serial communication or user ISR.
- `embOS_irq_handler()`: switch to IRQ mode.
- `embOS_irq_handler()`: restore `LR_irq` and `SPSR_irq`.
- `embOS_irq_handler()`: pop scratch registers.
- Return from interrupt.

When using an ARM device with vectored interrupt controller, ensure that `irq_handler()` is called from every interrupt. The interrupt vector itself may then be examined by the C-level interrupt handler in `RTOSInit*.c`.



## 6.2 Defining interrupt handlers in C

Interrupt handlers called from the embOS interrupt handler in `RTOSInit*.c` are just normal C-functions which do not take parameters and do not return any value.

The default C interrupt handler `OS_irq_handler()` in `RTOSInit*.c` first calls `OS_EnterInterrupt()` or `OS_EnterNestableInterrupt()` to inform embOS that interrupt code is running. Then this handler examines the source of interrupt and calls the related interrupt handler function.

Finally, the default interrupt handler `OS_irq_handler()` in `RTOSInit*.c` calls `OS_LeaveInterrupt()` or `OS_LeaveNestableInterrupt()` and returns to the primary interrupt handler `irq_handler()`.

Depending on the interrupting source, it may be required to reset the interrupt pending condition of the related peripherals.

### Example

Simple interrupt routine:

```
void Timer_irq_func(void) {
    if (__INTPND & 0x0800) { // Interrupt pending ?
        __INTPND = 0x0800; // Reset pending condition
        OSTEST_X_ISR0();    // Handle interrupt
    }
}
```

## 6.3 Interrupt handling without vectored interrupt controller

Standard ARM CPUs, without implementation of a vectored interrupt controller, always branch to address 0x18 when an interrupt occurs. The application is responsible to examine the interrupting source.

The reaction to an interrupt is as follows:

- `embOS_irq_handler()` is called.
- `irq_handler()` saves registers and switches to supervisor mode.
- `irq_handler()` calls `OS_irq_handler()`.
- `OS_irq_handler()` informs `embOS` that interrupt code is running by a call of `OS_EnterInterrupt()` and then calls `OS_USER_irq_func()` which has to handle all interrupt sources of the application.
- `OS_irq_handler()` checks whether `embOS` timer interrupt has to be handled.
- `OS_irq_handler()` checks whether `embOS` UART interrupts for communication with `embOSView` have to be handled.
- `OS_irq_handler()` informs `embOS` that interrupt handling ended by a call of `OS_LeaveInterrupt()` and returns to `irq_handler()`.
- `irq_handler()` restores registers and performs a return from interrupt.

### Example

Simple `OS_USER_irq_func()` routine:

```
void OS_USER_irq_func(void) {
    if (__INTPND & 0x0800) {           // Interrupt pending ?
        __INTPND = 0x0800;           // Reset pending condition
        OSTEST_X_ISR0();              // Handle interrupt
    }
    if (__INTPND & 0x0400) {           // Interrupt pending ?
        __INTPND = 0x0400;           // Reset pending condition
        OSTEST_X_ISR1();              // Handle interrupt
    }
}
```

During interrupt processing, you should not re-enable interrupts, as this might lead in recursion.

## 6.4 Interrupt handling with vectored interrupt controller

For ARM devices with built in vectored interrupt controller, embOS uses a different interrupt handling procedure and delivers additional functions to install and setup interrupt handler functions.

When using an ARM device with vectored interrupt controller, ensure that `irq_handler()` is called from every interrupt. This is default when startup code and hardware initialization delivered with embOS is used. The interrupt vector itself will then be examined by the C-level interrupt handler `OS_irq_handler()` in `RTOSInit*.c`.

You should not program the interrupt controller for IRQ handling directly. You should use the functions delivered with embOS.

The reaction to an interrupt with vectored interrupt controller is as follows:

- embOS interrupt handler `irq_handler()` is called by CPU or interrupt controller.
- `irq_handler()` saves registers and switches to supervisor mode.
- `irq_handler()` calls `OS_irq_handler()` (in `RTOSInit*.c`).
- `OS_irq_handler()` examines the interrupting source by reading the interrupt vector from the interrupt controller.
- `OS_irq_handler()` informs the RTOS that interrupt code is running by a call of `OS_EnterNestableInterrupt()` which re-enables interrupts.
- `OS_irq_handler()` calls the interrupt handler function which is addressed by the interrupt vector.
- `OS_irq_handler()` resets the interrupt controller to re-enable acceptance of new interrupts.
- `OS_irq_handler()` calls `OS_LeaveNestableInterrupt()` which disables interrupts and informs embOS that interrupt handling has finished.
- `OS_irq_handler()` returns to `IRQ_Handler()`.
- `IRQ_Handler()` restores registers and performs a return from interrupt.

**Note:** Different ARM CPUs may have different versions of vectored interrupt controller hardware, and usage of embOS supplied functions varies depending on the type of interrupt controller. Refer to the samples delivered with embOS which are used in the CPU specific `RTOSInit` module.

To handle interrupts with vectored interrupt controller, embOS offers the following functions.

Function	Description
<code>OS_ARM_InstallISRHandler()</code>	Installs an interrupt handler
<code>OS_ARM_EnableISR()</code>	Enables a specific interrupt
<code>OS_ARM_DisableISR()</code>	Disables a specific interrupt
<code>OS_ARM_ISRSetPrio()</code>	Sets the priority of a specific interrupt
<code>OS_ARM_AssignISRSource()</code>	Assigns a hardware interrupt channel to an interrupt vector
<code>OS_ARM_EnableISRSource()</code>	Enables an interrupt channel of a VIC type interrupt controller
<code>OS_ARM_DisableISRSource()</code>	Disables an interrupt channel of a VIC type interrupt controller

**Table 6.1: Interrupt handler functions for ARM devices with built in vectored interrupt controller**

## 6.4.1 OS\_ARM\_InstallISRHandler()

### Description

OS\_ARM\_InstallISRHandler() is used to install a specific interrupt vector when ARM CPUs with vectored interrupt controller are used.

### Prototype

```
OS_ISR_HANDLER * OS_ARM_InstallISRHandler ( int          ISRIndex,
                                             OS_ISR_HANDLER * pISRHandler );
```

Parameter	Description
ISRIndex	Index of the interrupt source, normally the interrupt vector number.
pISRHandler	Address of the interrupt handler function.

**Table 6.2: OS\_ARM\_InstallISRHandler() parameter list**

### Return value

OS\_ISR\_HANDLER \*: The address of the previously installed interrupt function, which was installed at the addressed vector number before.

### Additional Information

This function just installs the interrupt vector but does not modify the priority and does not automatically enable the interrupt.

## 6.4.2 OS\_ARM\_EnableISR()

### Description

OS\_ARM\_EnableISR() is used to enable interrupt acceptance of a specific interrupt source in a vectored interrupt controller.

### Prototype

```
void OS_ARM_EnableISR ( int ISRIndex );
```

Parameter	Description
ISRIndex	Index of the interrupt source which should be enabled.

**Table 6.3: OS\_ARM\_EnableISR() parameter list**

### Additional Information

This function just enables the interrupt inside the interrupt controller. It does not enable the interrupt of any peripherals. This has to be done elsewhere.

**Note:** For ARM CPUs with VIC type interrupt controller, this function just enables the interrupt vector itself. To enable the hardware assigned to that vector, you have to call OS\_ARM\_EnableISRSource() also.

### 6.4.3 OS\_ARM\_DisableISR()

#### Description

OS\_ARM\_DisableISR() is used to disable interrupt acceptance of a specific interrupt source in a vectored interrupt controller which is not of the VIC type.

#### Prototype

```
void OS_ARM_DisableISR ( int ISRIndex );
```

Parameter	Description
ISRIndex	Index of the interrupt source which should be disabled.

**Table 6.4: OS\_ARM\_DisableISR() parameter list**

#### Additional Information

This function just disables the interrupt controller. It does not disable the interrupt of any peripherals. This has to be done elsewhere.

**Note:** When using an ARM CPU with built in interrupt controller of VIC type, use OS\_ARM\_DisableISRSource() to disable a specific interrupt.

## 6.4.4 OS\_ARM\_ISRSetPrio()

### Description

OS\_ARM\_ISRSetPrio() is used to set or modify the priority of a specific interrupt source by programming the interrupt controller.

### Prototype

```
int OS_ARM_ISRSetPrio ( int ISRIndex,
                      int Prio );
```

Parameter	Description
ISRIndex	Index of the interrupt source which should be modified.
Prio	The priority which should be set for the specific interrupt.

**Table 6.5: OS\_ARM\_ISRSetPrio() parameter list**

### Return value

Previous priority which was assigned before the call of OS\_ARM\_ISRSetPrio().

### Additional Information

This function sets the priority of an interrupt channel by programming the interrupt controller. Refer to CPU-specific manuals about allowed priority levels.

**Note:** This function cannot be used to modify the interrupt priority for interrupt controllers of the VIC type. The interrupt priority with VIC-type controllers depends on the interrupt vector number and cannot be changed.

## 6.4.5 OS\_ARM\_AssignISRSource()

### Description

OS\_ARM\_AssignISRSource() is used to assign a hardware interrupt channel to an interrupt vector in an interrupt controller of VIC type.

### Prototype

```
void OS_ARM_AssignISRSource ( int ISRIndex,
                             int Source );
```

Parameter	Description
ISRIndex	Index of the interrupt source which should be modified.
Source	The source channel number which should be assigned to the specified interrupt vector.

**Table 6.6: OS\_ARM\_AssignISRSource() parameter list**

### Additional Information

This function assigns a hardware interrupt line to an interrupt vector of VIC type only. It cannot be used for other types of vectored interrupt controllers. The hardware interrupt channel number of specific peripherals depends on specific CPU devices and has to be taken from the hardware manual of the CPU.



## 6.4.6 OS\_ARM\_EnableISRSource()

### Description

OS\_ARM\_EnableISRSource() is used to enable an interrupt input channel of an interrupt controller of VIC type.

### Prototype

```
void OS_ARM_EnableISRSource ( int SourceIndex );;
```

Parameter	Description
SourceIndex	Index of the interrupt channel which should be enabled.

**Table 6.7: OS\_ARM\_EnableISRSource() parameter list**

### Additional Information

This function enables a hardware interrupt input of a VIC-type interrupt controller. It cannot be used for other types of vectored interrupt controllers. The hardware interrupt channel number of specific peripherals depends on specific CPU devices and has to be taken from the hardware manual of the CPU.

## 6.4.7 OS\_ARM\_DisableISRSource()

### Description

OS\_ARM\_DisableISRSource() is used to disable an interrupt input channel of an interrupt controller of VIC type.

### Prototype

```
void OS_ARM_DisableISRSource ( int SourceIndex );;
```

Parameter	Description
SourceIndex	Index of the interrupt channel which should be disabled.

**Table 6.8: OS\_ARM\_DisableISRSource() parameter list**

### Additional Information

This function disables a hardware interrupt input of a VIC-type interrupt controller. It cannot be used for other types of vectored interrupt controllers. The hardware interrupt channel number of specific peripherals depends on specific CPU devices and has to be taken from the hardware manual of the CPU.

### Example

```
//
// Install UART interrupt handler
//
OS_ARM_InstallISRHandler(UART_ID, &COM_ISR);           // UART interrupt vector
OS_ARM_ISRSetPrio(UART_ID, UART_PRIO);                // UART interrupt priority
OS_ARM_EnableISR(UART_ID);                             // Enable UART interrupt
//
// Install UART interrupt handler with VIC type interrupt controller
//
OS_ARM_InstallISRHandler(UART_INT_INDEX, &COM_ISR);   // UART interrupt vector
OS_ARM_AssignISRSource(UART_INT_INDEX, UART_INT_SOURCE);
OS_ARM_EnableISR(UART_INT_INDEX);                     // Enable UART interrupt vector
OS_ARM_EnableISRSource(UART_INT_SOURCE);              // Enable UART interrupt source
```

## 6.5 Interrupt-stack switching

Because ARM core based controllers have a separate stack pointer for interrupts, there is no need for explicit stack-switching in an interrupt routine. The routines `OS_EnterIntStack()` and `OS_LeaveIntStack()` are supplied for source compatibility to other processors only and have no functionality.

The ARM interrupt stack is used for the primary interrupt handler `IRQ_Handler()` in the embOS library only.

## 6.6 Fast Interrupt (FIQ)

The FIQ interrupt cannot be used with embOS functions, it is reserved for high speed user functions.

Note the following:

- FIQ is never disabled by embOS.
- Never call any embOS function from an FIQ handler.
- Do not assign any embOS interrupt handler to FIQ.

**Note:** When you decide to use FIQ, ensure that an FIQ stack is defined and that the FIQ stack pointer is initialized during startup and that an interrupt vector for FIQ handling is included in your application.

# Chapter 7

## MMU and cache support

This chapter describes the MMU and cache support for ARM CPUs.

## 7.1 MMU and cache support with embOS

embOS comes with functions to support the MMU and cache of ARM9 and ARM720 CPUs which allow virtual-to-physical address mapping with sections of one MByte and cache control. The MMU requires a translation table which can be located in any data area, RAM or ROM, but has to be aligned at a 16Kbyte boundary.

The alignment may be forced by a `#pragma` or by the linker file. A translation table in RAM has to be set up during run time. embOS delivers API functions to set up this table. Assembly language programming is not required.

## 7.2 MMU and cache handling for ARM9 CPUs

ARM CPUs with MMU and cache have separate data and instruction caches. embOS delivers the following functions to setup and handle the MMU and caches.

Function	Description
<code>OS_ARM_MMU_InitTT()</code>	Initialize the MMU translation table.
<code>OS_ARM_MMU_AddTTEntries()</code>	Add address entries to the table.
<code>OS_ARM_MMU_Enable()</code>	Enable the MMU.
<code>OS_ARM_MMU_GetVirtualAddr()</code>	Translates a physical address into a virtual address
<code>OS_ARM_MMU_v2p()</code>	Translates a virtual address into a physical address.
<code>OS_ARM_ICACHE_Enable()</code>	Enable the instruction cache.
<code>OS_ARM_DCACHE_Enable()</code>	Enable the data cache.
<code>OS_ARM_DCACHE_CleanRange()</code>	Clean data cache.
<code>OS_ARM_DCACHE_InvalidateRange()</code>	Invalidate the data cache.
<code>OS_ARM_CACHE_Sync()</code>	Syncs data and instruction cache.
<code>OS_ARM_AddL2Cache()</code>	Sets 2nd level cache API table.

**Table 7.1: MMU and cache handling for ARM CPUs**

## 7.2.1 OS\_ARM\_MMU\_InitTT()

### Description

OS\_ARM\_MMU\_InitTT() is used to initialize an MMU translation table which is located in RAM. The table is filled with zero, thus all entries are marked invalid initially.

### Prototype

```
void OS_ARM_MMU_InitTT ( unsigned int * pTranslationTable );
```

Parameter	Description
<a href="#">pTranslationTable</a>	Points to the base address of the translation table.

**Table 7.2: OS\_ARM\_MMU\_InitTT() parameter list**

### Additional Information

This function does not need to be called, if the translation table is located in ROM.



## 7.2.2 OS\_ARM\_MMU\_AddTTEntries()

### Description

OS\_ARM\_MMU\_AddTTEntries() is used to add entries to the MMU address translation table. The start address of the virtual address, physical address, area size and cache modes are passed as parameter.

### Prototype

```
void OS_ARM_MMU_AddTTEntries ( unsigned int * pTranslationTable,
                               unsigned int   CacheMode,
                               unsigned int   VIndex,
                               unsigned int   PIndex,
                               unsigned int   NumEntries );
```

Parameter	Description
<a href="#">pTranslationTable</a>	Points to the base address of the translation table.
<a href="#">CacheMode</a>	Specifies the cache operating mode which should be used for the selected area. May be one of the following modes: OS_ARM_CACHEMODE_NC_NB - non cacheable, non bufferable OS_ARM_CACHEMODE_C_NB - cacheable, non bufferable OS_ARM_CACHEMODE_NC_B - non cacheable, bufferable OS_ARM_CACHEMODE_C_B - cacheable, bufferable OS_ARM_CACHEMODE_ILLEGAL - may be used to mark non implemented memory regions.
<a href="#">VIndex</a>	Virtual address index, which is the start address of the virtual memory address range with MBytes resolution. VIndex = (virtual address >> 20)
<a href="#">PIndex</a>	Physical address index, which is the start address of the physical memory area range with MBytes resolution. PIndex = (physical address >> 20)
<a href="#">NumEntries</a>	Specifies the size of the memory area in MBytes.

**Table 7.3: OS\_ARM\_MMU\_AddTTEntries() parameter list**

### Additional Information

This function does not need to be called, if the translation table is located in ROM. The function adds entries for every section of one MegaByte size into the translation table for the specified memory area.

## 7.2.3 OS\_ARM\_MMU\_Enable()

### Description

OS\_ARM\_MMU\_Enable() is used to enable the MMU which will then perform the address mapping.

### Prototype

```
void OS_ARM_MMU_Enable ( unsigned int * pTranslationTable );
```

Parameter	Description
<a href="#">pTranslationTable</a>	Points to the base address of the translation table.

**Table 7.4: OS\_ARM\_MMU\_Enable() parameter list**

### Additional Information

As soon as the function was called, the address translation is active. The MMU table has to be setup before calling OS\_ARM\_MMU\_Enable().

## 7.2.4 OS\_ARM\_MMU\_GetVirtualAddr()

### Description

OS\_ARM\_MMU\_GetVirtualAddr() is used to translate a physical address into a virtual address with specified cache mode.

### Prototype

```
void * OS_ARM_MMU_GetVirtualAddr ( unsigned long PAddr,
                                   unsigned int  CacheMode );
```

Parameter	Description
PAddr	The physical address as unsigned long.
CacheMode	The cache mode of the requested virtual address May be one of the defined cache modes: OS_ARM_CACHEMODE_NC_NB OS_ARM_CACHEMODE_C_NB OS_ARM_CACHEMODE_NC_B OS_ARM_CACHEMODE_C_B OS_ARM_CACHEMODE_ANY

**Table 7.5: OS\_ARM\_MMU\_GetVirtualAddr() parameter list**

### Return value:

void\* which is the first virtual address found.  
A value of 0xFFFFFFFF indicates that no entry was found.

### Additional Information

The function may be useful to examine an address of memory mapped to a virtual address with specific cache mode.

For the CPU it may be necessary to write into a specific memory in uncached mode. This can be done by setting up the MMU table with different virtual address for the same physical memory with different cache modes.

For efficiency reasons, the CPU should access the memory fully cached for normal operation.

When a peripheral or DMA accesses the same memory for reading, for example an LCD controller accesses the display buffer, or an Ethernet MAC access a transfer-buffer, the CPU has to write the data uncached into this memory, or has to clean the cache after writing.

The function OS\_ARM\_MMU\_GetVirtualAddress() can be used to find the address for uncached access.

The MMU table has to be setup before the function is called.

## 7.2.5 OS\_ARM\_MMU\_v2p()

### Description

OS\_ARM\_MMU\_v2p() is used to translate a virtual address into a physical address.

### Prototype

```
unsigned long OS_ARM_MMU_v2p (void * pVAddr );
```

Parameter	Description
<a href="#">pVAddr</a>	Pointer which represents the virtual address.

**Table 7.6: OS\_ARM\_MMU\_v2p() parameter list**

### Return value:

The physical address which is mapped to the virtual address passed as parameter.

### Additional Information

The function can be used to examine the physical addresss of memory.

The CPU normally operates with virtual addresses which may differ from the physical address of the memory.

When a peripheral or DMA has to be programmed to access the same memory, the peripheral has to be programmed to access the physical memory.

The function OS\_ARM\_MMU\_v2p() can be used to find the physical address of a memory area.

The MMU table has to be setup before the function is called.

## 7.2.6 OS\_ARM\_ICACHE\_Enable()

### Description

OS\_ARM\_ICACHE\_Enable() is used to enable the instruction cache of the CPU.

### Prototype

```
void OS_ARM_ICACHE_Enable ( void );
```

### Additional Information

As soon as the function was called, the instruction cache is active. It is CPU implementation defined whether the instruction cache works without MMU. Normally, the MMU should be setup before activating instruction cache.

## 7.2.7 OS\_ARM\_DCACHE\_Enable()

### Description

OS\_ARM\_DCACHE\_Enable() is used to enable the data cache of the CPU.

### Prototype

```
void OS_ARM_DCACHE_Enable ( void );
```

### Additional Information

The function must not be called before the MMU translation table was set up correctly and the MMU was enabled. As soon as the function was called, the data cache is active, according to the cache mode settings which are defined in the MMU translation table. It is CPU implementation defined whether the data cache is a write through, a write back, or a write through/write back cache. Most modern CPUs will have implemented a write through/write back cache.

## 7.2.8 OS\_ARM\_DCACHE\_CleanRange()

### Description

OS\_ARM\_DCACHE\_CleanRange() is used to clean a range in the data cache memory to ensure that the data is written from the data cache into the memory.

### Prototype

```
void OS_ARM_DCACHE_CleanRange ( void *      p,
                                unsigned int NumBytes );
```

Parameter	Description
p	Points to the base address of the memory area that should be updated.
NumBytes	Number of bytes which have to be written from cache to memory.

**Table 7.7: OS\_ARM\_DCACHE\_CleanRange() parameter list**

### Additional Information

Cleaning the data cache is needed, when data should be transferred by a DMA or other BUS master that does not use the data cache. When the CPU writes data into a cacheable area, the data might not be written into the memory immediately. When then a DMA cycle is started to transfer the data from memory to any other location or peripheral, the wrong data will be written.

Before starting a DMA transfer, a call of OS\_ARM\_DCACHE\_CleanRange() ensures, that the data is transferred from the data cache into the memory and the write buffers are drained.

The cache is cleaned line by line. Cleaning one cache line takes approximately 10 CPU cycles. The total time to invalidate a range may be calculated as:

$$t = (\text{NumBytes} / \text{Cache line size}) * (10 [\text{CPU clock cycles}] + \text{Memory write time}).$$

The real time depends on the content of the cache. If data in the cache is marked as dirty, the cache line has to be written to memory. The memory write time depends on the memory BUS clock and memory speed. If data has to be written to memory, the required cycles for this memory operation has to be added to the 10 CPU clock cycles for every cache line to be cleaned.

### Notes

Unfortunately, only complete cache lines can be cleaned. Therefore, it is required, that the base address of the memory area has to be located at a cache line size byte boundary and the number of bytes to be cleaned has to be a multiple of the cache line size. The debug version of embOS will call OS\_Error() with error code OS\_ERR\_NON\_ALIGNED\_INVALIDATE, if one of these restrictions is violated.

## 7.2.9 OS\_ARM\_DCACHE\_InvalidateRange()

### Description

OS\_ARM\_DCACHE\_InvalidateRange() is used to invalidate a memory area in the data cache. Invalidating means, mark all entries in the specified area as invalid. Invalidation forces re-reading the data from memory into the cache, when the specified area is accessed again.

### Prototype

```
void OS_ARM_DCACHE_InvalidateRange ( void *      p,
                                     unsigned int NumBytes );
```

Parameter	Description
SourceIndex	Index of the interrupt channel which should be disabled.

**Table 7.8: OS\_ARM\_DCACHE\_InvalidateRange() parameter list**

### Additional Information

This function is needed, when a DMA or other BUS master is used to transfer data into the main memory and the CPU has to process the data after the transfer.

To ensure, that the CPU processes the updated data from the memory, the cache has to be invalidated. Otherwise the CPU might read invalid data from the cache instead of the memory.

Special care has to be taken, before the data cache is invalidated. Invalidating a data area marks all entries in the data cache as invalid. If the cache contained data which was not written into the memory before, the data gets lost.

The cache is invalidated line by line. Invalidating one cache line takes approximately 10 CPU cycles. The total time to invalidate a range may be calculated as:

$$t = (\text{NumBytes} / \text{Cache line size}) * 10 \text{ [CPU clock cycles].}$$

### Notes

Unfortunately, only complete cache lines can be invalidated. Therefore, it is required, that the base address of the memory area has to be located at a cache line size byte boundary and the number of bytes to be invalidated has to be a multiple of the cache line size. The debug version of embOS will call OS\_Error() with error code OS\_ERR\_NON\_ALIGNED\_INVALIDATE, if one of these restrictions is violated.



## 7.2.10 OS\_ARM\_CACHE\_Sync()

### Description

OS\_ARM\_CACHE\_Sync() cleans the data cache and invalidates the instruction cache to ensure cache coherency.

### Prototype

```
void OS_ARM_CACHE_Sync (void)
```

### Additional Information

This function is for example needed, when code is copied into RAM and code is then executed from RAM.

## 7.2.11 OS\_ARM\_AddL2Cache()

### Description

OS\_ARM\_AddL2Cache() is used to add .

### Prototype

```
void OS_ARM_v7A_AddL2Cache ( const OS_ARM_L2CACHE_API *pCacheAPI,
                             void *pParam );
```

Parameter	Description
<a href="#">pCacheAPI</a>	Pointer to 2nd level Cache API table.
<a href="#">pParam</a>	Additional parameter (e.g. base address or cache registers).

**Table 7.9: OS\_ARM\_AddL2Cache() parameter list**

### Additional Information

This function is needed to enable the L2 cache. Nothing else is necessary to do since the actual L2 cache routines are automatically called by the L1 cache routines. For example OS\_ARM\_DCACHE\_InvalidateRange() calls also internally the according L2 cache routine.

### Example

```
#define L2CACHE_BASE_ADDR 0x3FFFF00u

//
// Set API functions and base address for L2 Cache
//
OS_ARM_AddL2Cache(&OS_L2CACHE_L2C310, (void*)L2CACHE_BASE_ADDR);
```

## 7.3 MMU and cache handling for ARM720 CPUs

ARM720 CPUs with MMU have a unified cache for data and instructions. embOS delivers the following functions to setup and handle the MMU and cache.

Function	Description
<code>OS_ARM720_MMU_InitTT()</code>	Initialize the MMU translation table.
<code>OS_ARM720_MMU_AddTTEntries()</code>	Add address entries to the table.
<code>OS_ARM720_MMU_Enable()</code>	Enable the MMU.
<code>OS_ARM720_MMU_GetVirtualAddr()</code>	Translates a physical address into a virtual address
<code>OS_ARM720_MMU_v2p()</code>	Translates a virtual address into a physical address.
<code>OS_ARM720_CACHE_Enable()</code>	Enable the cache.
<code>OS_ARM720_CACHE_CleanRange()</code>	Clean the cache.
<code>OS_ARM720_CACHE_InvalidateRange()</code>	Invalidate the cache.

**Table 7.10: MMU and cache handling for ARM720 CPUs**

## 7.3.1 OS\_ARM720\_MMU\_InitTT()

### Description

OS\_ARM720\_MMU\_InitTT() is used to initialize an MMU translation table which is located in RAM. The table is filled with zero, thus all entries are marked invalid initially.

### Prototype

```
void OS_ARM720_MMU_InitTT( unsigned int * pTranslationTable );
```

Parameter	Description
<a href="#">pTranslationTable</a>	Points to the base address of the translation table.

**Table 7.11: OS\_ARM720\_MMU\_InitTT() parameter list**

### Additional Information

This function does not need to be called, if the translation table is located in ROM.

## 7.3.2 OS\_ARM720\_MMU\_AddTTEntries()

### Description

OS\_ARM\_MMU720\_AddTTEntries() is used to add entries to the MMU address translation table. The start address of the virtual address, physical address, area size and cache modes are passed as parameter.

### Prototype

```
void OS_ARM_MMU_AddTTEntries ( unsigned int * pTranslationTable,
                               unsigned int   CacheMode,
                               unsigned int   VIndex,
                               unsigned int   PIndex,
                               unsigned int   NumEntries );
```

Parameter	Description
<a href="#">pTranslationTable</a>	Points to the base address of the translation table.
<a href="#">CacheMode</a>	Specifies the cache operating mode which should be used for the selected area. May be one of the following modes: OS_ARM_CACHEMODE_NC_NB OS_ARM_CACHEMODE_C_NB OS_ARM_CACHEMODE_NC_B OS_ARM_CACHEMODE_C_B
<a href="#">VIndex</a>	Virtual address index, which is the start address of the virtual memory address range with MBytes resolution. $VIndex = (\text{virtual address} \gg 20)$
<a href="#">PIndex</a>	Physical address index, which is the start address of the physical memory area range with MBytes resolution. $PIndex = (\text{physical address} \gg 20)$
<a href="#">NumEntries</a>	Specifies the size of the memory area in MBytes.

**Table 7.12: OS\_ARM\_MMU\_AddTTEntries() parameter list**

### Additional Information

This function does not need to be called, if the translation table is located in ROM. The function adds entries for every section of one MegaByte size into the translation table for the specified memory area.

### 7.3.3 OS\_ARM720\_MMU\_Enable()

#### Description

OS\_ARM720\_MMU\_Enable() is used to enable the MMU which will then perform the address mapping.

#### Prototype

```
void OS_ARM720_MMU_Enable ( unsigned int * pTranslationTable );
```

Parameter	Description
<a href="#">pTranslationTable</a>	Points to the base address of the translation table.

**Table 7.13: OS\_ARM720\_MMU\_Enable() parameter list**

#### Additional Information

As soon as the function was called, the address translation is active. The MMU table has to be setup before calling OS\_ARM720\_MMU\_Enable().

## 7.3.4 OS\_ARM720\_MMU\_GetVirtualAddr()

### Description

OS\_ARM720\_MMU\_GetVirtualAddr() is used to translate a physical address into a virtual address with specified cache mode.

### Prototype

```
void * OS_ARM720_MMU_GetVirtualAddr ( unsigned long PAddr,
                                     unsigned int  CacheMode );
```

Parameter	Description
PAddr	The physical address as unsigned long.
CacheMode	The cache mode of the requested virtual address May be one of the defined cache modes: OS_ARM_CACHEMODE_NC_NB OS_ARM_CACHEMODE_C_NB OS_ARM_CACHEMODE_NC_B OS_ARM_CACHEMODE_C_B OS_ARM_CACHEMODE_ANY

**Table 7.14: OS\_ARM720\_MMU\_GetVirtualAddr() parameter list**

### Return value:

void\* which is the first virtual address found.  
A value of 0xFFFFFFFF indicates that no entry was found.

### Additional Information

The function may be useful to examine an address of memory mapped to a virtual address with specific cache mode.

For the CPU it may be necessary to write into a specific memory in uncached mode. This can be done by setting up the MMU table with different virtual address for the same physical memory with different cache modes.

For efficiency reasons, the CPU should access the memory fully cached for normal operation.

When a peripheral or DMA accesses the same memory for reading, for example an LCD controller accesses the display buffer, or an Ethernet MAC access a transfer-buffer, the CPU has to write the data uncached into this memory, or has to clean the cache after writing.

The function OS\_ARM720\_MMU\_GetVirtualAddress() can be used to find the address for uncached access.

The MMU table has to be setup before the function is called.

## 7.3.5 OS\_ARM720\_MMU\_v2p()

### Description

OS\_ARM720\_MMU\_v2p() is used to translate a virtual address into a physical address.

### Prototype

```
unsigned long OS_ARM_MMU_v2p (void * pVAddr );
```

Parameter	Description
<a href="#">pVAddr</a>	Pointer which represents the virtual address.

**Table 7.15: OS\_ARM720\_MMU\_v2p() parameter list**

### Return value:

The physical address which is mapped to the virtual address passed as parameter.

### Additional Information

The function can be used to examine the physical addresss of memory.

The CPU normally operates with virtual addresses which may differ from the physical address of the memory.

When a peripheral or DMA has to be programmed to access the same memory, the peripheral has to be programmed to access the physical memory.

The function OS\_ARM720\_MMU\_v2p() can be used to find the physical address of a memory area.

The MMU table has to be setup before the function is called.



## 7.3.6 OS\_ARM720\_CACHE\_Enable()

### Description

OS\_ARM720\_CACHE\_Enable() is used to enable the instruction cache of the CPU.

### Prototype

```
void OS_ARM720_CACHE_Enable ( void );
```

### Additional Information

As soon as the function was called, the unified cache is active. The MMU has to be set up and has to be enabled before the cache is enabled.

## 7.3.7 OS\_ARM720\_CACHE\_CleanRange()

### Description

OS\_ARM720\_CACHE\_CleanRange() is used to clean a range in the data cache memory to ensure that the data is written from the data cache into the memory.

### Prototype

```
void OS_ARM720_CACHE_CleanRange ( void *      p,
                                   unsigned int NumBytes );
```

Parameter	Description
p	Points to the base address of the memory area that should be updated.
NumBytes	Number of bytes which have to be written from cache to memory.

**Table 7.16: OS\_ARM720\_CACHE\_CleanRange() parameter list**

### Additional Information

Cleaning the data cache is needed, when data should be transferred by a DMA or other BUS master that does not use the data cache. When the CPU writes data into a cacheable area, the data might not be written into the memory immediately. When then a DMA cycle is started to transfer the data from memory to any other location or peripheral, the wrong data will be written.

Before starting a DMA transfer, a call of OS\_ARM720\_CACHE\_CleanRange() ensures, that the data is transferred from the data cache into the memory and the write buffers are drained.

The cache is cleaned line by line. Cleaning one cache line takes approximately 10 CPU cycles. As each cache line covers 32 bytes, the total time to invalidate a range may be calculated as:

$$t = (\text{NumBytes} / 32) * (10 \text{ [CPU clock cycles]} + \text{Memory write time}).$$

The real time depends on the content of the cache. If data in the cache is marked as dirty, the cache line has to be written to memory. The memory write time depends on the memory BUS clock and memory speed. If data has to be written to memory, the required cycles for this memory operation has to be added to the 10 CPU clock cycles for every 32 bytes to be cleaned.

## 7.3.8 OS\_ARM720\_CACHE\_InvalidateRange()

### Description

OS\_ARM720\_CACHE\_InvalidateRange() is used to invalidate a memory area in the data cache. Invalidating means, mark all entries in the specified area as invalid. Invalidation forces re-reading the data from memory into the cache, when the specified area is accessed again.

### Prototype

```
void OS_ARM720_CACHE_InvalidateRange ( void *      p,
                                       unsigned int NumBytes );
```

Parameter	Description
<a href="#">SourceIndex</a>	Index of the interrupt channel which should be disabled.

**Table 7.17: OS\_ARM720\_CACHE\_InvalidateRange() parameter list**

### Additional Information

This function is needed, when a DMA or other BUS master is used to transfer data into the main memory and the CPU has to process the data after the transfer.

To ensure, that the CPU processes the updated data from the memory, the cache has to be invalidated. Otherwise the CPU might read invalid data from the cache instead of the memory.

Special care has to be taken, before the data cache is invalidated. Invalidating a data area marks all entries in the data cache as invalid. If the cache contained data which was not written into the memory before, the data gets lost. Unfortunately, only complete cache lines can be invalidated.

Therefore, it is required, that the base address of the memory area has to be located at a 32 byte boundary and the number of bytes to be invalidated has to be a multiple of 32 bytes.

The debug version of embOS will call OS\_Error() with error code OS\_ERR\_NON\_ALIGNED\_INVALIDATE, if one of these restrictions is violated.

The cache is invalidated line by line. Invalidating one cache line takes approximately 10 CPU cycles. As each cache line covers 32 bytes, the total time to invalidate a range may be calculated as:

$$t = (\text{NumBytes} / 32) * 10 \text{ [CPU clock cycles].}$$

## 7.4 MMU and cache handling program sample

The MMU and cache handling has to be set up before the data segments are initialized. Otherwise a virtual address mapping would not work. The modified Rowley startup code for embOS calls the `__low_level_init()` function before sections are initialized.

It is a good idea to initialize memory access, the MMU table and the cache control during `__low_level_init()`. The following sample is an excerpt from one `__low_level_init()` function which is part of an `RTOSInit.c` file:

```

/*****
 *
 * MMU and cache configuration
 *
 * The MMU translation table has to be aligned to 16KB boundary
 * and has to be located in uninitialized data area
 */
#pragma data_alignment=16384
__NO_INIT static unsigned int _TranslationTable [0x1000]; // OS_INTERWORK int
__low_level_init(void) {
    //
    // Init MMU and caches
    //
    OS_ARM_MMU_InitTT (&_TranslationTable[0]);
    //
    // SDRAM, the first MB remapped to 0 to map vectors to correct address,
    //cacheable, bufferable
    OS_ARM_MMU_AddTTEntries ( &_TranslationTable[0],
                             OS_ARM_CACHEMODE_C_B,
                             0x000, 0x200, 0x001);
    // Internal SRAM, original address, NON cachable, NON bufferable
    OS_ARM_MMU_AddTTEntries ( &_TranslationTable[0],
                             OS_ARM_CACHEMODE_NC_NB,
                             0x003, 0x003, 0x001);
    OS_ARM_MMU_Enable (&_TranslationTable[0]);
    OS_ARM_ICACHE_Enable();
    OS_ARM_DCACHE_Enable();
    return 1;
}

```

Other samples are included in the CPU specific `RTOSInit*.c` files delivered with embOS.

# Chapter 8

## Technical data

## 8.1 Memory requirements

These values are neither precise nor guaranteed but they give you a good idea of the memory-requirements. They vary depending on the current version of embOS. Using ARM mode, the minimum ROM requirement for the kernel itself is about 2.500 bytes. In Thumb mode, the kernel itself has a minimum ROM size of about 1.700 bytes.

In the table below, which is for Xtreme release build, you can find minimum RAM size requirements for embOS resources. Note that the sizes depend on selected embOS library mode.

<b>embOS resource</b>	<b>RAM [bytes]</b>
Task control block	32
Resource semaphore	16
Counting semaphore	8
Mailbox	24
Software timer	20

**Table 8.1: embOS memory requirements**

# Index

## C

Cache .....	46
CPU modes .....	21

## I

Installation .....	10
Interrupt stack .....	28, 32
Interrupts .....	31
interrupts .....	32

## M

Memory requirements .....	70
MMU .....	46

## O

OS_ARM_AssignISRSource() .....	40
OS_ARM_DisableISR() .....	38
OS_ARM_DisableISRSource() .....	42
OS_ARM_EnableISR() .....	37
OS_ARM_EnableISRSource() .....	41
OS_ARM_InstallISRHandler() .....	36
OS_ARM_ISRSetPrio() .....	39
OS_ARM_MMU_GetVirtualAddr() .....	51
OS_ARM_MMU_v2p() .....	52
OS_ARM720_MMU_GetVirtualAddr() .....	63
OS_ARM720_MMU_v2p() .....	64
OS_irq_handler() .....	33
OS_USER_irq_func() .....	34

## S

Stacks .....	27
Syntax, conventions used .....	5
System stack .....	28

## T

Task stack .....	28
------------------	----

