Segger Logo Embedded Software Solutions
Software productsHardware productsDownloadsPricesCustomersOur PartnersSitemapForumAbout us
TMS470R1B1M IAR
| Analog Devices |Atmel |Freescale |LuminaryMicro |Microchip |NEC |NXP |Oki |Renesas |Sharp |ST Microelectronics |Texas Instruments |Toshiba |

We have board support packages (BSPs) and complete projects available for various Texas Instruments Eval boards.

Different software packages are available for different boards; the packages include some or all of the following components:

  • embOS - real time OS / RTOS
  • emWin - graphic software / GUI
  • emFile - file system with support for NAND-, NOR- flashes, SD, CF cards, IDE and more
  • emUSB - USB device stack with support for bulk, MSD, CDC, HID and more

Some packages are executable demos, which can not be modified; some packages are trial versions, which come with the software in a library and the application in source code form, as well as a project for the IDE that has been used. Trial versions can usually be recompiled easily in less than a minute if the required compiler and IDE is installed. The application program can be modified, allowing intensive tests of the software. emWin trial versions usually also contain a simulation environment which allows test and recompilation on a PC.

TMS470R1B1M IAR

TMS470R1B1M IAR Eval board

 

Controller:
  • TMS470R1B1M (TI)
CPU:
  • ARM7TDMI

Board main Features:
  • TMS470R1B1M processor
  • 1M-Byte Flash Program Memory
  • 64K-Byte Static RAM
  • 60-MHz System Clock
  • High-End Timer with 12 Programmable I/O Channels
  • 10-Bit, 12-Input Multi-buffered Analog-to-Digital Converter
  • Potentiometer and thermistor wired to ADC 2 SPI
  • 3 SCI, 2 ported to RS232 connectors
  • 2 High-End CAN Controllers
  • 5 I2C
  • 32 character LCD Display
  • 5 push buttons
  • 16 user LEDs
  • 20x20 prototyping area
  • Supports 8- and 16-Bit Expansion Bus with 42 I/O Expansion Bus Pins
  • Memory Security Module (MSM)
  • JTAG Security Module
  • Direct Memory Access (DMA) Controller - 32 Control Packets and 16 Channels
  • Schematics included
  • RoHS compliant

Processor main features:
  • 32/16-bit RISC architecture (ARM v4T)
  • 32-bit ARM instruction set for maximum performance and flexibility
  • 16-bit Thumb instruction set for increased code density
  • Unified bus interface, 32-bit data bus carries both instructions and data
  • Three-stage pipeline
  • 32-bit ALU
  • Very small die size and low power consumption
  • Coprocessor interface
  • EmbeddedICE-RT real-time debug unit
  • JTAG interface unit
  • Interface for direct connection to Embedded Trace Macrocell (ETM)

Available software:
embOS trial version IAR