

Flasher ARM


User guide of the stand-alone
JTAG programmer for ARM Cores



Manual Rev. 16

Date: May 19, 2009

Document: UM08007



A product of SEGGER Microcontroller GmbH & Co. KG

www.segger.com

Disclaimer

Specifications written in this document are believed to be accurate, but are not guaranteed to be entirely free of error. The information in this manual is subject to change for functional or performance improvements without notice. Please make sure your manual is the latest edition. While the information herein is assumed to be accurate, SEGGER Microcontroller GmbH & Co. KG (the manufacturer) assumes no responsibility for any errors or omissions. The manufacturer makes and you receive no warranties or conditions, express, implied, statutory or in any communication with you. The manufacturer specifically disclaims any implied warranty of merchantability or fitness for a particular purpose.

Copyright notice

You may not extract portions of this manual or modify the PDF file in any way without the prior written permission of the manufacturer. The software described in this document is furnished under a license and may only be used or copied in accordance with the terms of such a license.

© 2008 SEGGER Microcontroller GmbH & Co. KG, Hilden / Germany

Trademarks

Names mentioned in this manual may be trademarks of their respective companies.

Brand and product names are trademarks or registered trademarks of their respective holders.

Contact address

SEGGER Microcontroller GmbH & Co. KG

In den Weiden 11
D-40721 Hilden

Germany

Tel. +49 2103-2878-0

Fax. +49 2103-2878-28

Email: support@segger.com

Internet: <http://www.segger.com>

Revisions

This manual describes the Flasher ARM device.

For further information on topics or routines not yet specified, please contact us.

Revision	Date	By	Explanation
16	090519	AG	Chapter "Remote control" * Section "ASCII command interface" spelling corrections.
15	090515	AG	Chapter "Remote control" * Section "ASCII command interface" updated.
14	090508	AG	Chapter "Remote control" * Section "ASCII command interface" updated.
13	090506	AG	Chapter "Remote control" * Section "ASCII command interface" updated.
12	090122	AG	Chapter "Working with Flasher ARM" * Section "Supported microcontrollers" updated.
11	090114	AG	Chapter "Working with Flasher ARM" * Section "LED status indicators" updated.
10	081211	KN	Several corrections.

Revision	Date	By	Explanation
9	081113	AG	Chapter "Working with Flasher ARM" * Section "Supported microcontrollers" updated.
8	081105	AG	Chapter "Remote control" *Section "ASCII command interface" updated.
7	081031	AG	Chapter "Remote control" * Section "Handshake control" updated. * Section "ASCII command interface" updated.
6	081030	AG	Chapter "Working with Flasher ARM" * Section "Supported microcontrollers" corrected. Chapter "Remote control" * Section "ASCII command interface" updated.
5	080929	AG	Chapter "Working with Flasher ARM" * Section "Supported microcontrollers" updated. Chapter "Working with Flasher ARM" * Section "MSD mode" updated. Chapter "Support and FAQs" * Section "Contacting support" updated. Chapter "Remote control" * Section "ASCII command interface" updated.
4	080926	AG	Chapter "Working with Flasher ARM" * Section "Supported microcontrollers" updated.
3	080912	AG	Chapter "Remote control" added. Chapter "Background information" * Section "Flasher ARM firmware" removed.
2	080827	AG	Several corrections.
1	080820	AG	Several improvements/corrections.
0	071204	AG	Initial version.

About this document

This document describes the Flasher ARM. It provides an overview over the major features of the Flasher ARM, gives you some background information about JTAG, ARM general and describes Flasher ARM related software packages available from Segger. Finally, the chapter *Support and FAQs* on page 51 helps to troubleshoot common problems.

Typographic conventions

This manual uses the following typographic conventions:

Style	Used for
Body	Body text.
Keyword	Text that you enter at the command-prompt or that appears on the display (that is system functions, file- or pathnames).
Reference	Reference to chapters, tables and figures or other documents.
GUIElement	Buttons, dialog boxes, menu names, menu commands.

Table 1.1: Typographic conventions



SEGGER Microcontroller GmbH & Co. KG develops and distributes software development tools and ANSI C software components (middleware) for embedded systems in several industries such as telecom, medical technology, consumer electronics, automotive industry and industrial automation.

SEGGER's intention is to cut software development-time for embedded applications by offering compact flexible and easy to use middleware, allowing developers to concentrate on their application.

Our most popular products are emWin, a universal graphic software package for embedded applications, and embOS, a small yet efficient real-time kernel. emWin, written entirely in ANSI C, can easily be used on any CPU and most any display. It is complemented by the available PC tools: Bitmap Converter, Font Converter, Simulator and Viewer. embOS supports most 8/16/32-bit CPUs. Its small memory footprint makes it suitable for single-chip applications.

Apart from its main focus on software tools, SEGGER develops and produces programming tools for flash microcontrollers, as well as J-Link, a JTAG emulator to assist in development, debugging and production, which has rapidly become the industry standard for debug access to ARM cores.

Corporate Office:

<http://www.segger.com>

United States Office:

<http://www.segger-us.com>

EMBEDDED SOFTWARE (Middleware)



emWin

Graphics software and GUI

emWin is designed to provide an efficient, processor- and display controller-independent graphical user interface (GUI) for any application that operates with a graphical display. Starterkits, eval- and trial-versions are available.



embOS

Real Time Operating System

embOS is an RTOS designed to offer the benefits of a complete multitasking system for hard real time applications with minimal resources. The profiling PC tool embOSView is included.



emFile

File system

emFile is an embedded file system with FAT12, FAT16 and FAT32 support. emFile has been optimized for minimum memory consumption in RAM and ROM while maintaining high speed. Various Device drivers, e.g. for NAND and NOR flashes, SD/MMC and CompactFlash cards, are available.



emUSB

USB device stack

A USB stack designed to work on any embedded system with a USB client controller. Bulk communication and most standard device classes are supported.

SEGGER TOOLS

Flasher

Flash programmer

Flash Programming tool primarily for microcontrollers.

J-Link

JTAG emulator for ARM cores

USB driven JTAG interface for ARM cores.

J-Trace

JTAG emulator with trace

USB driven JTAG interface for ARM cores with Trace memory. supporting the ARM ETM (Embedded Trace Macrocell).

J-Link / J-Trace Related Software

Add-on software to be used with SEGGER's industry standard JTAG emulator, this includes flash programming software and flash breakpoints.



Table of Contents

1	Introduction	9
1.1	Flasher ARM overview	10
1.1.1	Features of Flasher ARM	10
1.1.2	Working environment	10
1.2	Specifications	11
1.2.1	Specifications for Flasher ARM	11
1.2.2	Flasher ARM Download speed	11
2	Working with Flasher ARM	13
2.1	Operating modes	14
2.1.1	J-Link mode	14
2.1.2	Stand-alone mode	17
2.1.3	MSD mode	18
2.2	JTAG Speed	19
2.2.1	Fixed JTAG speed	19
2.2.2	Automatic JTAG speed	19
2.2.3	Adaptive clocking	19
2.3	Supported microcontrollers	20
2.4	Support of external flashes	26
2.5	Supported ARM Cores	27
3	Remote control	29
3.1	Overview	30
3.2	Handshake control	31
3.3	ASCII command interface	32
3.3.1	Introduction	32
3.3.2	General command and reply message format	32
3.3.3	Communication port settings	32
3.3.4	Commands to Flasher	32
3.3.5	Reply from Flasher ARM	36
4	Performance	39
4.1	Performance of MCUs with internal flash memory	40
5	Hardware	41
5.1	JTAG Connector	42
5.1.1	Pinout	42
5.1.2	Target board design for JTAG	43
5.1.3	Target power supply	43
5.2	Using the JTAG connector with SWD	44
5.2.1	Pin Out	44
5.3	RESET, nTRST	45
5.4	Adapters	46
5.4.1	J-Link JTAG Isolator	46
5.4.2	Pinout	46
5.5	How to determine the hardware version	47
6	Background information	49
6.1	Flash programming	50

6.1.1	How does flash programming via Flasher ARM work ?.....	50
6.1.2	Data download to RAM.....	50
6.1.3	Available options for flash programming	50
7	Support and FAQs	51
7.1	Contacting support.....	52
7.2	Frequently Asked Questions.....	53
8	Glossary.....	55
9	Literature and references.....	59

Chapter 1

Introduction

This chapter gives a short overview about the Flasher ARM.

1.1 Flasher ARM overview

Flasher ARM is a programming tool for microcontrollers with on-chip or external Flash memory and ARM core. Flasher ARM is designed for programming flash targets with the J-Flash software or stand-alone. In addition to that Flasher ARM has all of the J-Link functionality. For more information about J-Link please refer to the *J-Link / J-Trace User Guide* which can be downloaded at <http://www.segger.com>.

Flasher ARM connects via USB or via RS232 interface to a PC, running Microsoft Windows 2000, Windows XP, Windows 2003 or Windows Vista. Flasher ARM has a built-in 20-pin JTAG connector, which is compatible with the standard 20-pin connector defined by ARM.

1.1.1 Features of Flasher ARM

- Three boot modes: J-Link mode, stand-alone mode, MSD mode
- Stand-alone JTAG programmer (Once set up, Flasher can be controlled without the use of PC program)
- No power supply required, powered through USB
- Support for ARM7/ARM9/Cortex-M3
- Supports internal and external flash devices
- 64 MB memory for storage of target program
- Can be used as J-Link (JTAG emulator) with a download speed of up to 720 Kbytes/second
- Programming speed between 30-300 Kbytes/second depending on target hardware
- Serial in target programming supported
- Data files can updated via J-Flash
- Target interface: JTAG/SWD

1.1.2 Working environment

General

Flasher ARM can be operated from a PC with an appropriate software like J-Flash or in stand-alone mode.

Host System

IBM PC/AT or compatible. CPU: 486 (or better) with at least 182MB of RAM, running Microsoft Windows 2000, Windows XP, Windows 2003 or Windows Vista. It needs to have an USB or RS232 interface available for communication with Flasher ARM.

Power supply

Flasher requires 5V DC, min. 100mA via USB connector. If USB is not connected, the USB connector is used to power the device. Supply voltage is the same in this case. Please avoid excess voltage.

Installing Flasher ARM PC-software J-Flash

The latest version of the J-Flash software, which is part of the J-Link software and documentation package, can be downloaded from our website: <http://www.segger.com>. For more information about using J-Flash please refer to the *J-Flash User Guide* which is also available for download on our website.

1.2 Specifications

1.2.1 Specifications for Flasher ARM

Power Supply	USB powered, 100mA for Flasher ARM. 500mA if target is powered by Flasher ARM
USB Host Interface	USB 2.0, full speed
RS232 Host Interface	RS232 9-pin
Target Interface	JTAG 20-pin (14-pin adapter available)
Max. JTAG Transfer Rate	up to 12 MHz
Supported Target Voltage	1.8 - 5V
Target supply voltage	5V
Target supply current	Max. 400mA
Operating Temperature	+5°C ... +60°C
Storage Temperature	-20°C ... +65 °C
Relative Humidity (non-condensing)	<90% rH
Size (without cables)	121mm x 66mm x 30mm
Weight (without cables)	120g
Supported OS	Microsoft Windows 2000 Microsoft Windows XP Microsoft Windows XP x64 Microsoft Windows 2003 Microsoft Windows 2003 x64 Microsoft Windows Vista Microsoft Windows Vista x64

Table 1.1: Flasher ARM specifications

1.2.2 Flasher ARM Download speed

The following table lists Flasher ARM performance values (Kbytes/second) for writing to memory (RAM) via the JTAG interface:

Hardware	ARM7 Memory download
Flasher ARM Rev. 1	720 Kbytes/s (12MHz JTAG)

Table 1.2: Download speed differences between hardware revisions

Note: The actual speed depends on various factors, such as JTAG, clock speed, host CPU core etc.

Chapter 2

Working with Flasher ARM

This chapter describes functionality and how to use Flasher ARM.

2.1 Operating modes

Flasher ARM is able to boot in 3 different modes:

- J-Link mode
- Stand-alone mode
- MSD (Mass storage device) mode

If Flasher ARM can enumerate on the USB port, Flasher ARM boots in "J-Link mode". In this mode Flasher ARM can be used as a J-Link. When supply power is enabled and Flasher ARM cannot enumerate, the "stand-alone mode" is started. In this mode Flasher ARM can be used as a stand-alone flash programmer. When the Start/Stop button is kept pressed when power supply is enabled, Flasher ARM boots in "MSD mode". In this mode Flasher ARM boots as a mass storage device.

2.1.1 J-Link mode

When you want to use Flasher ARM for the first time you need to install the J-Link ARM related software and documentation pack. After installation, connect Flasher ARM to the host PC via USB. For more information about how to install the J-Link ARM related software and documentation pack please refer to the *J-Link / J-Trace User Guide, chapter Setup* which can be downloaded from http://www.segger.com/download_jlink.html.


2.1.1.1 Connecting the target system

Power-on sequence

In general, Flasher ARM should be powered on before connecting it with the target device. That means you should first connect Flasher ARM with the host system via USB / RS232 and then connect Flasher ARM with the target device via JTAG. Power-on the device after you connected Flasher ARM to it. Flasher ARM will boot in "J-Link mode".

Verifying target device connection with J-Link.exe

If the USB driver is working properly and your Flasher ARM is connected with the host system, you may connect Flasher ARM to your target hardware. Then start the J-Link command line tool `JLink.exe`, which should now display the normal Flasher ARM related information and in addition to that it should report that it found a JTAG target and the target's core ID. The screenshot below shows the output of `JLink.exe`.




```

C:\Program Files\SEGGER\JLinkARM_V390\JLink.exe
SEGGER J-Link Commander V3.90 ('?' for help)
Compiled Aug 11 2008 15:02:42
DLL version V3.90, compiled Aug 19 2008 16:13:30
Firmware: J-Link ARM / Flasher ARM V2 compiled Jul 11 2008 19:17:18
Hardware: V1.00
S/N : 
VTarget = 3.2670
Info: TotalIRLen = 4, IRPrint = 0x01
Found 1 JTAG device, Total IRLen = 4:
  Id of device #0: 0x3F0F0F0F
Found ARM with core Id 0x3F0F0F0F <ARM7>
JTAG speed: 5 kHz
J-Link>
  
```


2.1.1.2 Setting up Flasher ARM for stand-alone mode

In order to set up Flasher ARM for the "stand-alone mode" it has to be in "J-Link mode". When the correct connection of Flasher ARM to the host PC is verified start the J-Flash software. For more information about J-Flash, please refer to the *J-Flash*


User Guide. The J-Link related software and documentation package contains the J-Flash software. When J-Flash is started, open an appropriate J-Flash project file and an appropriate data file for the target you want to program with Flasher ARM.



Now, choose **File->Download to emulator** from the menu in order to download the target configuration as well as the data file to the Flasher ARM.



After the download, you should see in the J-Flash Log window that the `Flasher.cfg` and the `Flasher.dat` files have been successfully downloaded.



From now on, Flasher ARM can be used in "stand-alone mode" for stand-alone programming.

2.1.2 Stand-alone mode

In order to use Flasher ARM in "stand-alone mode", it has to be configured first, as described in *Setting up Flasher ARM for stand-alone mode* on page 14. To boot Flasher ARM in the "stand-alone mode", only the power supply to Flasher ARM has to be enabled (Flasher ARM should not be connected to a PC). In the "stand-alone mode" Flasher ARM can be used as a stand-alone flash programmer.

Note: Flasher ARM can only program the target device it was configured for. In order to program another target device, you have to repeat the steps described in *Setting up Flasher ARM for stand-alone mode* on page 14.

2.1.2.1 LED status indicators

Progress and result of an operation is indicated by Flasher ARM's LEDs:

Status of LED	Meaning
GREEN, high frequency flashing (10 kHz)	Enumerating Flasher ARM. This only happens before the first programming operation is performed.
GREEN, after programming operation has been started	Connect to target and perform init sequence.

Table 2.1: Flasher ARM LEDs

Status of LED	Meaning
GREEN, slow blinking (1 kHz)	Erasing/Programming/Verifying operation is in progress.
GREEN	Operation successful / Ready.
RED	Operation failed.

Table 2.1: Flasher ARM LEDs

2.1.3 MSD mode

When pressing the Start/Stop button of Flasher ARM while connecting it to the PC, Flasher ARM will boot in the "MSD mode". This mode can be used to downgrade a Flasher ARM firmware version if a firmware update did not work properly and it can be used to configure Flasher ARM for the "stand-alone mode", without using J-Flash. If Flasher ARM has been configured for "stand-alone mode" before, there will be four files on the MSD, `FLASHER.CFG`, `FLASHER.DAT`, `FLASHER.LOG`, `SERIAL.TXT`.



`FLASHER.CFG` contains the configuration settings for programming the target device and `FLASHER.DAT` contains the data to be programmed. `FLASHER.LOG` contains all logging information about the commands, performed in stand-alone mode. The `SERIAL.TXT` contains the serial number, which will be programmed next. Currently, J-Flash does not support to configure Flasher ARM for automated serial number programming.

If you want to configure multiple Flasher ARM for the same target you do not have to use J-Flash all the time. It is also possible to copy the `FLASHER.CFG` and the `FLASHER.DAT` files from a configured Flasher ARM to another one. To copy these files boot Flasher ARM in "MSD mode".

2.2 JTAG Speed

There are three types of speed settings:

- Fixed JTAG speed
- Automatic JTAG speed
- Adaptive clocking.

These are explained below.

2.2.1 Fixed JTAG speed

The target is clocked at a fixed clock speed. The maximum JTAG speed the target can handle depends on the target itself. In general, ARM cores without JTAG synchronization logic (such as ARM7-TDMI) can handle JTAG speeds up to the CPU speed, ARM cores with JTAG synchronization logic (such as ARM7-TDMI-S, ARM946E-S, ARM966EJ-S) can handle JTAG speeds up to 1/6 of the CPU speed.

JTAG speeds of more than 10 MHz are not recommended.

2.2.2 Automatic JTAG speed

Selects the maximum JTAG speed handled by the TAP controller.

Note: On ARM cores without synchronization logic, this may not work reliably, because the CPU core may be clocked slower than the maximum JTAG speed.

2.2.3 Adaptive clocking

If the target provides the RTCK signal, select the adaptive clocking function to synchronize the clock to the processor clock outside the core. This ensures there are no synchronization problems over the JTAG interface.

If you use the adaptive clocking feature, transmission delays, gate delays, and synchronization requirements result in a lower maximum clock frequency than with non-adaptive clocking.

2.3 Supported microcontrollers

The following table lists all the devices which are currently supported by Flasher ARM.

Manufacturer	Devices
Analog Devices	ADuC7020x62
Analog Devices	ADuC7021x32
Analog Devices	ADuC7021x62
Analog Devices	ADuC7022x32
Analog Devices	ADuC7022x62
Analog Devices	ADuC7024x62
Analog Devices	ADuC7025x32
Analog Devices	ADuC7025x62
Analog Devices	ADuC7026x62
Analog Devices	ADuC7027x62
Analog Devices	ADuC7028x62
Analog Devices	ADuC7030
Analog Devices	ADuC7031
Analog Devices	ADuC7032
Analog Devices	ADuC7033
Analog Devices	ADuC7060
Analog Devices	ADuC7128
Analog Devices	ADuC7129
Analog Devices	ADuC7229x126
Atmel	AT91FR40162
Atmel	AT91SAM7A3
Atmel	AT91SAM7S32
Atmel	AT91SAM7S321
Atmel	AT91SAM7S64
Atmel	AT91SAM7S128
Atmel	AT91SAM7S256
Atmel	AT91SAM7S512
Atmel	AT91SAM7SE32
Atmel	AT91SAM7SE256
Atmel	AT91SAM7SE512
Atmel	AT91SAM7X128
Atmel	AT91SAM7X256
Atmel	AT91SAM7X512
Atmel	AT91SAM7XC128
Atmel	AT91SAM7XC256
Atmel	AT91SAM7XC512
Freescale	MAC7101
Freescale	MAC7106
Freescale	MAC7111
Freescale	MAC7112
Freescale	MAC7116
Freescale	MAC7121
Freescale	MAC7122
Freescale	MAC7126
Freescale	MAC7131
Freescale	MAC7136

Table 2.2: Supported microcontrollers

Manufacturer	Devices
Freescale	MAC7141
Freescale	MAC7142
Luminary	LM3S101
Luminary	LM3S102
Luminary	LM3S301
Luminary	LM3S310
Luminary	LM3S315
Luminary	LM3S316
Luminary	LM3S317
Luminary	LM3S328
Luminary	LM3S601
Luminary	LM3S610
Luminary	LM3S611
Luminary	LM3S612
Luminary	LM3S613
Luminary	LM3S615
Luminary	LM3S617
Luminary	LM3S618
Luminary	LM3S628
Luminary	LM3S801
Luminary	LM3S811
Luminary	LM3S812
Luminary	LM3S815
Luminary	LM3S817
Luminary	LM3S818
Luminary	LM3S828
Luminary	LM3S2110
Luminary	LM3S2139
Luminary	LM3S2410
Luminary	LM3S2412
Luminary	LM3S2432
Luminary	LM3S2533
Luminary	LM3S2620
Luminary	LM3S2637
Luminary	LM3S2651
Luminary	LM3S2730
Luminary	LM3S2739
Luminary	LM3S2939
Luminary	LM3S2948
Luminary	LM3S2950
Luminary	LM3S2965
Luminary	LM3S6100
Luminary	LM3S6110
Luminary	LM3S6420
Luminary	LM3S6422
Luminary	LM3S6432
Luminary	LM3S6610
Luminary	LM3S6633
Luminary	LM3S6637
Luminary	LM3S6730

Table 2.2: Supported microcontrollers

Manufacturer	Devices
Luminary	LM3S6918
Luminary	LM3S6938
Luminary	LM3S6952
Luminary	LM3S6965
NXP	LPC2101
NXP	LPC2102
NXP	LPC2103
NXP	LPC2104
NXP	LPC2105
NXP	LPC2106
NXP	LPC2109
NXP	LPC2114
NXP	LPC2119
NXP	LPC2124
NXP	LPC2129
NXP	LPC2131
NXP	LPC2132
NXP	LPC2134
NXP	LPC2136
NXP	LPC2138
NXP	LPC2141
NXP	LPC2142
NXP	LPC2144
NXP	LPC2146
NXP	LPC2148
NXP	LPC2194
NXP	LPC2212
NXP	LPC2214
NXP	LPC2292
NXP	LPC2294
NXP	LPC2364
NXP	LPC2366
NXP	LPC2368
NXP	LPC2378
NXP	LPC2387
NXP	LPC2388
NXP	LPC2468
NXP	LPC2478
ST	STM32F101C6
ST	STM32F101C8
ST	STM32F101CB
ST	STM32F101R6
ST	STM32F101R8
ST	STM32F101RB
ST	STM32F101RC
ST	STM32F101RD
ST	STM32F101RE
ST	STM32F101T6
ST	STM32F101T8
ST	STM32F101V8

Table 2.2: Supported microcontrollers

Manufacturer	Devices
ST	STM32F101VB
ST	STM32F101VC
ST	STM32F101VD
ST	STM32F101VE
ST	STM32F101ZC
ST	STM32F101ZD
ST	STM32F101ZE
ST	STM32F102C6
ST	STM32F102C8
ST	STM32F102CB
ST	STM32F103C6
ST	STM32F103C8
ST	STM32F103R6
ST	STM32F103R8
ST	STM32F103RB
ST	STM32F103RC
ST	STM32F103RD
ST	STM32F103RE
ST	STM32F103T6
ST	STM32F103T8
ST	STM32F103V8
ST	STM32F103VB
ST	STM32F103VC
ST	STM32F103VD
ST	STM32F103VE
ST	STM32F103ZC
ST	STM32F103ZD
ST	STM32F103ZE
ST	STR710FZ1
ST	STR710FZ2
ST	STR711FR0
ST	STR711FR1
ST	STR711FR2
ST	STR712FR0
ST	STR712FR1
ST	STR712FR2
ST	STR715FR0
ST	STR730FZ1
ST	STR730FZ2
ST	STR731FV0
ST	STR731FV1
ST	STR731FV2
ST	STR735FZ1
ST	STR735FZ2
ST	STR736FV0
ST	STR736FV1
ST	STR736FV2
ST	STR750FV0
ST	STR750FV1
ST	STR750FV2

Table 2.2: Supported microcontrollers

Manufacturer	Devices
ST	STR751FR0
ST	STR751FR1
ST	STR751FR2
ST	STR752FR0
ST	STR752FR1
ST	STR752FR2
ST	STR755FR0
ST	STR755FR1
ST	STR755FR2
ST	STR755FV0
ST	STR755FV1
ST	STR755FV2
ST	STR910FAM32
ST	STR910FAW32
ST	STR910FAZ32
ST	STR911FAM42
ST	STR911FAM44
ST	STR911FAM46
ST	STR911FAM47
ST	STR911FAW42
ST	STR911FAW44
ST	STR911FAW46
ST	STR911FAW47
ST	STR911FM32
ST	STR911FM42
ST	STR911FM44
ST	STR911FW32
ST	STR911FW42
ST	STR911FW44
ST	STR912FAW32
ST	STR912FAW42
ST	STR912FAW44
ST	STR912FAW46
ST	STR912FAW47
ST	STR912FAZ42
ST	STR912FAZ44
ST	STR912FAZ46
ST	STR912FAZ47
ST	STR912FM32
ST	STR912FM42
ST	STR912FM44
ST	STR912FW32
ST	STR912FW42
ST	STR912FW44
TI	TMS470R1A64
TI	TMS470R1A128
TI	TMS470R1A256
TI	TMS470R1A288
TI	TMS470R1A384
TI	TMS470R1B512

Table 2.2: Supported microcontrollers

Manufacturer	Devices
TI	TMS470R1B768
TI	TMS470R1B1M
TI	TMS470R1VF288
TI	TMS470R1VF688
TI	TMS470R1VF689
Toshiba	TMPM330

Table 2.2: Supported microcontrollers

2.4 Support of external flashes

Flasher ARM supports the programming of CFI compliant, external NOR flashes. For a list of all supported flash devices, please refer to the J-Flash User Guide (UM08003), chapter *Supported Flash Devices*.

2.5 Supported ARM Cores

Flasher ARM has been tested with the following cores, but should work with any ARM7/ARM9/Cortex-M3 core. If you experience problems with a particular core, do not hesitate to contact Segger.

- ARM7TDMI (Rev 1)
- ARM7TDMI (Rev 3)
- ARM7TDMI-S (Rev 4)
- ARM920T
- ARM922T
- ARM926EJ-S
- ARM946E-S
- ARM966E-S
- Cortex-M3

Chapter 3

Remote control

This chapter describes how to control Flasher ARM via the 9-pin serial interface connector.

3.1 Overview



There are 3 ways to control Flasher ARM operation:

- Manual: Programming operation starts when pressing the button. The LEDs serve as visible indication.
- Via Handshake lines: 3 lines on the serial interface are used.
1 line is an input and can be used to start operation,
2 lines are outputs and serve as Busy and status output
- Terminal communication via RS232.

3.2 Handshake control

Flasher ARM can be remote controlled by automated testers without the need of a connection to PC and Flasher ARM's PC program. Therefore Flasher ARM is equipped with additional hardware control functions, which are connected to the SUBD9 male connector, normally used as RS232 interface to PC.

The following diagrams show the internal remote control circuitry of Flasher ARM:



Pin No.	Function	Description
1	START	A positive pulse of any voltage between 5 and 30V with duration of min. 30 ms starts "Auto" function (Clear / Program / Verify) on falling edge of pulse. The behavior of the "Auto" function depends on the project settings, chosen in J-Flash at the Production tab.
4	BUSY	As soon as the "Auto" function is started, BUSY becomes active, which means that transistor is switched OFF.
5	GND	Common Signal ground.
7	OK	This output reflects result of last action. It is valid after BUSY turned back to passive state. The output transistor is switched ON to reflect OK state.

Table 3.1: Flasher ARM LED status

3.3 ASCII command interface

3.3.1 Introduction

Once set up using J-Flash, Flasher ARM can be driven by any application or just a simple terminal using ASCII commands.

Every known command is acknowledged by Flasher and then executed. After command execution, Flasher sends an ASCII reply message. If an unknown command is received, Flasher responds with #NACK.

3.3.2 General command and reply message format

- Any ASCII command has to start with the start delimiter #.
- Any ASCII command has to end with simple carriage return (ASCII code 13)
- Commands can be sent upper or lower case.

3.3.3 Communication port settings

Flasher is driven via a RS232 serial port with the following interface settings:

- 8 data bits,
- no parity
- 1 stop bit

at 9600 baud.

3.3.4 Commands to Flasher

The following commands are supported by the current version of Flasher firmware:

#AUTO

The #AUTO command behaves exactly as the start button or external remote control input.

Usually, the following command sequence will be performed when receiving the #AUTO command:

- Flasher starts erasing
- Flasher programs target CPU
- Flasher verifies target CPU

Depending on the settings chosen in the **Production** tab in J-Flash, this sequence can differ from the one shown above.

Finally, Flasher responds with

- #OK if no error occurred
- #ERRxxx if any error occurred during operation. xxx represents the error code, normally replied to Flasher PC program. The #ERRxxx message may be followed by an additional error text.

During execution of the #AUTO command, Flasher automatically sends "status" messages via RS232 to reflect the state of execution. Typically during execution of #AUTO command, Flasher will reply the following sequence of messages:

```
#ACK
#STATUS:INITIALIZING
#STATUS:CONNECTING
#STATUS:UNLOCKING
#STATUS:ERASING
#STATUS:PROGRAMMING
#STATUS:VERIFYING
#OK (Total 13.993s, Erase 0.483s, Prog 9.183s, Verify 2.514s)
```

#AUTO NOINFO

This command may be used instead of #AUTO, if no status messages from Flasher should be sent during execution. The NOINFO extension is also available for all other commands.

The command ends with #OK or #ERRxxx

#ERASE

This command can be sent to erase all selected target flash sectors.

Flasher will reply the following sequence of messages:

```
#ACK
#STATUS:INITIALIZING
#STATUS:CONNECTING
#STATUS:UNLOCKING
#STATUS:ERASING
#OK (Total 0.893s, Erase 0.483s)
```

#START

This command can be sent to release Flasher's target interface. All signals from Flasher to target will be set into high-Z mode, reset of target will be released. It may be used to start target application program.

Flasher will reply with the following sequence of messages:

```
#ACK
#STATUS:INITIALIZING
#STATUS:CONNECTING
#OK (Total 1.148s)
```

#STATUS

This command can be sent any time, even during other command execution. Flasher responds with its current state. All defined state messages are described under *Reply from Flasher ARM* on page 36.

#PROGRAM

This command can be used instead of #AUTO to program a target without erasing the target before programming and without performing a final verification.

#VERIFY

This command can be used to verify the target Flash content against the data stored in Flasher.

#RESULT

This command can be sent any time, even during other command execution. Flasher responds with the last result of the previously executed command.

#CANCEL

This command can be sent to abort a running program. It may take a while until the current program is actually canceled.

Flasher will respond with:

```
#ERR007:CANCELED.
```

#BAUDRATE<Baudrate>

This command can be sent in order to change the baudrate of the UART used for the ASCII command interface communication. <Baudrate> is expected in decimal format.

If this command succeeds, Flasher responds with:

```
#ACK
#OK
```

Otherwise it will respond with one of the following error messages:

```
#ERR255: Invalid parameters
```

or

```
#ERR255: Baudrate is not supported
```

Note: After sending the #BAUDRATE command you will first have to wait until the Flasher responds with the #OK message. It is recommended wait 5ms before sending the next command with the new baudrate in order to give the Flasher the time to change the baudrate.

3.3.4.1 File I/O commands

The ASCII interface of Flasher ARM also supports file I/O operations via RS232. The following file I/O commands are supported:

#FOPEN <Filename>

The #FOPEN command is used to open a file on Flasher for further file I/O operations. <Filename> specifies the file on the Flasher which should be opened. If <Filename> can not be found on Flasher a new one will be created.

A typical sequence using the #FOPEN command does look like as follows:

```
#FOPEN flasher.dat
#ACK
#OK
```

Note: Currently only one file can be open at the same time. If #FOPEN is send and another file is already open, Flasher will respond with:

```
#ACK
#ERR255:A file has already been opened
```

#FCLOSE

The #FCLOSE command closes the file on Flasher which was opened via #FOPEN. After this command has been issued further file I/O operations except #FDELETE are not allowed until the #FOPEN command is send again.

A typical sequence when using the #FCLOSE command does look like as follows:

```
#FCLOSE
#ACK
#OK
```

Note: When using the #FCLOSE command a file has to be open (previously opened by #FOPEN). Otherwise Flasher will respond with the following if no file has been opened:

```
#ACK
#ERR255:No file opened
```

#FDELETE <Filename>

The #FDELETE command is used to delete a file on Flasher where <Filename> specifies the name of the file.

A typical sequence when using the #FDELETE command does look like as follows:

```
#FDELETE flasher.dat
#ACK
#OK
```

Note: If deletion of the file fails for example if the file does not exist, Flasher will respond with the following sequence:

```
#ACK
#ERR255:Failed to delete file
```

#FWRITE <Offset>,<NumBytes>:<Data>

The #FWRITE command is used to write to a file on Flasher. <Offset> specifies the offset in the file, at which data writing is started. <NumBytes> specifies the number of bytes which are send with this command and which are written into the file on Flasher. <NumBytes> is limited to 512 bytes at once. This means, if you want to write e.g. 1024 bytes, you have to send the #FWRITE command twice, using an appropriate offset when sending it the second time.

<Offset> and <NumBytes> are expected in hexadecimal format.

```
#FWRITE 0,200:<Data>
#FWRITE 200,200:<Data>
```

The data is expected in hexadecimal format (two hexadecimal characters per byte). The following example illustrates the use of #FWRITE:

```
Data to be send: Hello !
ASCII values: 0x48, 0x65, 0x6C, 0x6C, 0x6F, 0x20, 0x21

#FWRITE 0,7:48656C6C6F2021
```

Note: In order to use the #FWRITE command a file has to be opened via the #FOPEN command, first. Otherwise Flasher will respond with the following sequence:

```
#ACK
#ERR255:No file opened
```

#FREAD <Offset>,<NumBytes>

The #FREAD command is used to read data from a file on Flasher. <Offset> specifies the offset in the file, at which data reading is started. <NumBytes> specifies the number of bytes which should be read.

A typical sequence when using the #FREAD command does look like as follows:

```
#FREAD 0,4
#ACK
#OK:04:466c6173
```

If the #FREAD command succeeds, Flasher will finally respond with a #OK:<NumBytes>:<Data> reply message. For more information about the Flasher reply messages, please refer to *Reply from Flasher ARM* on page 36.

Note: In order to use the #FREAD command. A file has to be opened before, via the #FOPEN command. Otherwise Flasher will respond with the following sequence:

```
#ACK
#ERR255:No file opened
```

#FSIZE

The #FSIZE command is used to get the size of the currently opened file on Flasher.

A typical sequence when using the #FSIZE command does look like as follows:

```
#FSIZE
#ACK
#OK:10 // file on flasher which is currently open, has a size of 16 bytes
```

If the #FSIZE command succeeds, Flasher will respond with a #OK:<Size> reply message. For more information about the Flasher reply messages, please refer to *Reply from Flasher ARM* on page 36.

Note: In order to use the #FREAD command. A file has to be opened before, via the #FOPEN command. Otherwise Flasher will respond with the following sequence:

```
#ACK
#ERR255:No file opened
```

3.3.5 Reply from Flasher ARM

The reply messages from Flasher follow the same data format as commands. Any reply message starts with ASCII start delimiter #, ends with simple carriage return (ASCII code 13) and is sent in uppercase. In contrast to commands, replies can be followed by a description message, which gives more detailed information about the reply. This description is sent in mixed case. The #OK reply, for example, is such a reply. It is followed by a string containing information about the performance time needed for the operations:

```
#OK (Total 13.993s, Erase 0.483s, Prog 9.183s, Verify 2.514s)
```

The following reply messages from Flasher are defined:

#ACK

Flasher replies with #ACK message on reception of any defined command before the command itself is executed.

#NACK

Flasher replies with #NACK, if an undefined command was received.

#OK

Flasher replies with #OK, if a command other than #STATUS or #RESULT was executed and ended with no error.

#OK:<NumBytes>:<Data>

Flasher replies with #OK:<Len>:<Data> if a #FREAD command was executed. <NumBytes> is the number of bytes which could be read. This value may differ from the number of requested bytes, for example if more bytes than available, were requested. <NumBytes> and <Data> are send in hexadecimal format (for <Data>: two hexadecimal characters per byte).

#OK:<Size>

Flasher replies if #OK:<Size> if a #FSIZE command has been executed. <Size> is the size (in bytes) of the currently opened file. <Size> is send in hexadecimal format.

#STATUS:

Flasher replies with its current state.

The following status messages are currently defined:

Message	Description
#STATUS:READY	Flasher is ready to receive a new command.
#STATUS:CONNECTING	Flasher initializes connection to target CPU.
#STATUS:INITIALIZING	Flasher performs self check and internal init.
#STATUS:UNLOCKING	Unlocking flash sectors.

Table 3.2: List of status messages that are currently defined

Message	Description
#STATUS:ERASING	Flasher is erasing the flash of the target device.
#STATUS:PROGRAMMING	Flasher is programming the flash of the target device.
#STATUS:VERIFYING	Flasher verifies the programmed flash contents.

Table 3.2: List of status messages that are currently defined

#ERRxxx

If any command other than #STATUS or #RESULT was terminated with an error, Flasher cancels the command and replies with an error message instead of #OK message.

Some error codes may be followed by colon and an additional error text.

For example:

```
#ERR007:CANCELED.
```

The error code numbers are described in the following table:

Message	Description
#ERR007	Flasher received #CANCEL command and has canceled the current operation.
#ERR255	Undefined error occurred. This reply is followed by an error string.

Table 3.3: List of error code numbers which are currently defined

Chapter 4

Performance

The following chapter lists programming performance of common flash devices and microcontrollers.

4.1 Performance of MCUs with internal flash memory

The following table lists program and erase performance values for different controllers.

Microcontroller	Size [kByte]	Program time [sec]	Program speed [kB/sec]	Erase Time [sec]	Erase speed [kB/sec]
Atmel AT91SAM7S64	64	3.235	19.783	- Not required	
Atmel AT91SAM7S256	256	6.734	38.016	- Not required	
NXP LPC2148	500	3.953	126.486	12.312	40.610
NXP LPC2138	500	3.906	128.008	12.312	40.610
NXP LPC2106	120	0.948	126.582	6.875	17.454
NXP LPC2294	248	1.875	132.266	7.812	31.746
ST STR711	272	4.890	55.623	9.703	28.032

Table 4.1: List of performance values of MCUs with internal flash

Chapter 5

Hardware

This chapter gives an overview about Flasher ARM specific hardware details, such as the pinouts and available adapters.

5.1 JTAG Connector

Flasher ARM has a JTAG connector compatible with ARM's Multi-ICE. The JTAG connector is a 20 way Insulation Displacement Connector (IDC) keyed box header (2.54mm male) that mates with IDC sockets mounted on a ribbon cable.

VTref	1 ●	● 2	Vsupply
nTRST	3 ●	● 4	GND
TDI	5 ●	● 6	GND
TMS	7 ●	● 8	GND
TCK	9 ●	● 10	GND
RTCK	11 ●	● 12	GND
TDO	13 ●	● 14	GND
RESET	15 ●	● 16	GND
DBGREQ	17 ●	● 18	GND
V5-Supply	19 ●	● 20	GND

5.1.1 Pinout

The following table lists the Flasher ARM JTAG pinout.

PIN	SIGNAL	TYPE	Description
1	VTref	Input	This is the target reference voltage. It is used to check if the target has power, to create the logic-level reference for the input comparators and to control the output logic levels to the target. It is normally fed from Vdd of the target board and must not have a series resistor.
2	Vsupply	NC	This pin is not connected in Flasher ARM. It is reserved for compatibility with other equipment. Connect to Vdd or leave open in target system.
3	nTRST	Output	JTAG Reset. Output from Flasher ARM to the Reset signal of the target JTAG port. Typically connected to nTRST of the target CPU. This pin is normally pulled HIGH on the target to avoid unintentional resets when there is no connection.
5	TDI	Output	JTAG data input of target CPU. It is recommended that this pin is pulled to a defined state on the target board. Typically connected to TDI of target CPU.
7	TMS	Output	JTAG mode set input of target CPU. This pin should be pulled up on the target. Typically connected to TMS of target CPU.
9	TCK	Output	JTAG clock signal to target CPU. It is recommended that this pin is pulled to a defined state of the target board. Typically connected to TCK of target CPU.
11	RTCK	Input	Return test clock signal from the target. Some targets must synchronize the JTAG inputs to internal clocks. To assist in meeting this requirement, you can use a returned, and retimed, TCK to dynamically control the TCK rate. Flasher ARM supports adaptive clocking, which waits for TCK changes to be echoed correctly before making further changes. Connect to RTCK if available, otherwise to GND.
13	TDO	Input	JTAG data output from target CPU. Typically connected to TDO of target CPU.
15	RESET	I/O	Target CPU reset signal. Typically connected to the RESET pin of the target CPU, which is typically called "nRST", "nRESET" or "RESET".
17	DBGREQ	NC	This pin is not connected in Flasher ARM. It is reserved for compatibility with other equipment to be used as a debug request signal to the target system. Typically connected to DBGREQ if available, otherwise left open.
19	5V-Target supply	Output	This pin is used to supply power to some eval boards. Typically left open on target hardware.

Table 5.1: Flasher ARM pinout

Pins 4, 6, 8, 10, 12, 14, 16, 18, 20 are GND pins connected to GND in Flasher ARM. They should also be connected to GND in the target system.

5.1.2 Target board design for JTAG

We strongly advise following the recommendations given by the chip manufacturer. These recommendations are normally in line with the recommendations given in the table *Pinout* on page 42. In case of doubt you should follow the recommendations given by the semiconductor manufacturer.

5.1.2.1 Pull-up/pull-down resistors

Unless otherwise specified by developer's manual, pull-ups/pull-downs are recommended to be between 2.2 kOhms and 47 kOhms.

5.1.3 Target power supply

Pin 19 of the connector can be used to supply power to the target hardware. Supply voltage is 5V, max. current is 300mA. The output current is monitored and protected against overload and short-circuit.

Power can be controlled via the J-Link commander. The following commands are available to control power:

Command	Explanation
<code>power on</code>	Switch target power on
<code>power off</code>	Switch target power off
<code>power on perm</code>	Set target power supply default to "on"
<code>power off perm</code>	Set target power supply default to "off"

Table 5.2: Command List

5.2 Using the JTAG connector with SWD

The J-Link and J-Trace JTAG is also compatible to ARM's Serial Wire Debug (SWD).

VTref	1 ●	● 2	Vsupply
Not used	3 ●	● 4	GND
Not used	5 ●	● 6	GND
SWDIO	7 ●	● 8	GND
SWCLK	9 ●	● 10	GND
Not used	11 ●	● 12	GND
SWO	13 ●	● 14	GND
RESET	15 ●	● 16	GND
Not used	17 ●	● 18	GND
V5-Supply	19 ●	● 20	GND

5.2.1 Pin Out

The following table lists the J-Link / J-Trace SWD pinout.

PIN	SIGNAL	TYPE	Description
1	VTref	Input	This is the target reference voltage. It is used to check if the target has power, to create the logic-level reference for the input comparators and to control the output logic levels to the target. It is normally fed from Vdd of the target board and must not have a series resistor.
2	Vsupply	NC	This pin is not connected in J-Link. It is reserved for compatibility with other equipment. Connect to Vdd or leave open in target system.
3	Not Used	NC	This pin is not used by J-Link. If the device may also be accessed via JTAG, this pin may be connected to nTRST, otherwise leave open.
5	Not used	NC	This pin is not used by J-Link. If the device may also be accessed via JTAG, this pin may be connected to TDI, otherwise leave open.
7	SWDIO	I/O	Single bi-directional data pin.
9	SWCLK	Output	Clock signal to target CPU. It is recommended that this pin is pulled to a defined state of the target board. Typically connected to TCK of target CPU.
11	Not used	NC	This pin is not used by J-Link. This pin is not used by J-Link when operating in SWD mode. If the device may also be accessed via JTAG, this pin may be connected to RTCK, otherwise leave open.
13	SWO	Output	Serial Wire Output trace port. (Optional, not required for SWD communication.)
15	RESET	I/O	Target CPU reset signal. Typically connected to the RESET pin of the target CPU, which is typically called "nRST", "nRESET" or "RESET".
17	Not used	NC	This pin is not connected in J-Link.
19	5V-Target supply	Output	This pin is used to supply power to some eval boards. Not all J-Links supply power on this pin, only the KS (Kickstart) versions. Typically left open on target hardware.

Table 5.3: J-Link / J-Trace SWD pinout

Pins 4, 6, 8, 10, 12, 14, 16, 18, 20 are GND pins connected to GND in J-Link. They should also be connected to GND in the target system.

5.3 RESET, nTRST

The TAP controller and ICE logic is reset independently from the ARM core with nTRST (DBGnTRST on synthesizable cores). For the ARM core to operate correctly, it is essential that both signals are asserted after power-up.

The advantage of having separate connection to the two reset signals is that it allows the developer performing software debug to setup breakpoints, which are retained by the ICE logic even when the core is reset. (For example, at address 0, to allow the code to be single-stepped as soon as it comes out of reset). This can be particularly useful when first trying to bring up a board with a new ASIC.

You may tie (DBG)nTRST to the core reset, but this removes some of the flexibility and usefulness of the debug tools. What some designers who are facing similar pin constraints have done is to implement some kind of reset circuit within their device. This typically will assert both nTRST and the core reset for the initial power-on reset, but subsequent 'warm' resets, where the power to the device is maintained, will cause only the core reset to go LOW.

5.4 Adapters

5.4.1 J-Link JTAG Isolator

The J-Link JTAG Isolator can be connected between J-Link ARM and any ARMboard that uses the standard 20-pin JTAG-ARM connector to provide electrical isolation. This is essential when the development tools are not connected to the same ground as the application. For more information about the J-Link JTAG Isolator, please refer to *J-Link JTAG Isolator User Manual* (UM08010) which can be downloaded from our website.

VCC	1	2	VCC
nTRST	3	4	GND
TDI	5	6	GND
TMS	7	8	GND
TCK	9	10	GND
RTCK	11	12	GND
TDO	13	14	GND
RESET	15	16	GND
N/C	17	18	GND
N/C	19	20	GND

5.4.2 Pinout

The following table shows the target-side pinout of the J-Link JTAG Isolator.

Pin	Signal	Type	Description
1	VCC	Output	The target side of the isolator draws power over this pin.
2	VCC	Output	The target side of the isolator draws power over this pin.
3	nTRST	Output	JTAG Reset. Output from Flasher ARM to the Reset signal of the target JTAG port. Typically connected to nTRST of the target CPU. This pin is normally pulled HIGH on the target to avoid unintentional resets when there is no connection.
5	TDI	Output	JTAG data input of target CPU. It is recommended that this pin is pulled to a defined state on the target board. Typically connected to TDI of target CPU.
7	TMS	Output	JTAG mode set input of target CPU. This pin should be pulled up on the target. Typically connected to TMS of target CPU.
9	TCK	Output	JTAG clock signal to target CPU. It is recommended that this pin is pulled to a defined state of the target board. Typically connected to TCK of target CPU.
11	RTCK	Input	Return test clock signal from the target. Some targets must synchronize the JTAG inputs to internal clocks. To assist in meeting this requirement, you can use a returned, and retimed, TCK to dynamically control the TCK rate. Flasher ARM supports adaptive clocking, which waits for TCK changes to be echoed correctly before making further changes. Connect to RTCK if available, otherwise to GND.
13	TDO	Input	JTAG data output from target CPU. Typically connected to TDO of target CPU.
15	RESET	I/O	Target CPU reset signal. Typically connected to the RESET pin of the target CPU, which is typically called "nRST", "nRESET" or "RESET".
17	N/C	N/C	This pin is not connected on the target side of the isolator.
19	N/C	N/C	This pin is not connected on the target side of the isolator.


Table 5.4:

Pins 4, 6, 8, 10, 12, 14, 16, 18, 20 are GND pins connected to GND.

5.5 How to determine the hardware version

To determine the hardware version of your Flasher ARM, the first step should be to look at the label at the bottom side of the unit. Flasher ARMs have the hardware version printed on the back label.

If this is not the case with your Flasher ARM, you can use `JLink.exe` to determine your hardware version (if Flasher ARM is in J-Link mode). As part of the initial message, the hardware version is displayed. For more information about how to ensure that Flasher ARM is in J-Link mode, please refer to *J-Link mode* on page 14.



```

JLink ARM V3.78a
SEGGER J-Link Commander V3.78a ('?' for help)
Compiled Dec  4 2007 22:18:44
DLL version V3.78a, compiled Dec  4 2007 22:18:35
Firmware: Flasher ARM compiled Dec 03 2007 17:15:31 Rev.1
Hardware: U1.00
S/N : 
Feature(s) : RDI
UTarget = 3.3260
Info: TotalIRLen = 17, IRPrint = 0x001129
JTAG speed: 30 kHz
Info: CP15.0.0: 0x41259660: ARM, Architecture 5TE
Info: J-Link: ARM9, 966 core
Found 3 JTAG devices, Total IRLen = 17:
  Id of device #0: 0x04570041
  Id of device #1: 0x25966041
  Id of device #2: 0x2457F041
Found ARM with core Id 0x25966041 (ARM9)
  ETM V1.3: 1 pairs addr.comp, 0 data comp, 4 MM decs, 1 counters
J-Link>
  
```


Chapter 6

Background information

This chapter provides background information about flash programming in general. It also provides information about how to replace the firmware of Flasher ARM manually.

6.1 Flash programming

Flasher ARM comes with a DLL, which allows - amongst other functionalities - reading and writing RAM, CPU registers, starting and stopping the CPU, and setting breakpoints.

6.1.1 How does flash programming via Flasher ARM work ?

This requires extra code. This extra code typically downloads a program into the RAM of the target system, which is able to erase and program the flash. This program is called RAM code and "knows" how to program the flash; it contains an implementation of the flash programming algorithm for the particular flash. Different flash chips have different programming algorithms; the programming algorithm also depends on other things, such as endianness of the target system and organization of the flash memory (for example 1 * 8 bits, 1 * 16 bits, 2 * 16 bits or 32 bits). The RAM code requires data to be programmed into the flash memory. The data is supplied by downloading it to RAM.

6.1.2 Data download to RAM

The data (or part of it) is downloaded to another part of the RAM of the target system. The Instruction pointer (R15) of the CPU is then set to the start address of the Ram code, the CPU is started, executing the RAM code. The RAM code, which contains the programming algorithm for the flash chip, copies the data into the flash chip. The CPU is stopped after this. This process may have to be repeated until the entire data is programmed into the flash.

6.1.3 Available options for flash programming

In general, there are two possibilities in order to use Flasher ARM for flash programming:

- Using Flash ARM stand-alone to program the target flash memory (stand-alone mode)
- Using Flasher ARM in combination with J-Flash to program the target flash memory (Flasher ARM in "J-Link mode")

6.1.3.1 Using Flasher ARM in stand-alone mode

In order to use the Flasher ARM in stand-alone mode, it has to be configured first. For more information about how to setup Flasher ARM for using in "stand-alone mode", please refer to *Setting up Flasher ARM for stand-alone mode* on page 14.

6.1.3.2 J-Flash - Complete flash programming solution

J-Flash is a stand-alone Windows application, which can read / write data files and program the flash in almost any ARM system. J-Flash requires an extra license from SEGGER. For more information about J-Flash please refer to the *J-Flash User Guide*, which can be downloaded from our website <http://www.segger.com>.

Chapter 7

Support and FAQs

This chapter contains troubleshooting tips together with solutions for common problems which might occur when using Flasher ARM. There are several steps you can take before contacting support. Performing these steps can solve many problems and often eliminates the need for assistance. This chapter also contains a collection of frequently asked questions (FAQs) with answers.

7.1 Contacting support

Before contacting support, make sure you tried to solve your problem by trying your Flasher ARM with another PC and if possible with another target system to see if it works there. If the device functions correctly, the USB setup on the original machine or your target hardware is the source of the problem, not Flasher ARM.

If you need to contact support, send the following information to support@segger.com:

- A detailed description of the problem
- Flasher ARM serial number
- Information about your target hardware (processor, board, etc.).
- `FLASHER.CFG`, `FLASHER.DAT`, `FLASHER.LOG`, `SERIAL.TXT` file from Flasher ARM. To get these files, Flasher ARM has to be in MSD mode. For more information about how to boot Flasher ARM in MSD mode, please refer to *MSD mode* on page 18.

Flasher ARM is sold directly by SEGGER.

7.2 Frequently Asked Questions

Maximum JTAG speed

- Q: What is the maximum JTAG speed supported by Flasher ARM?
A: Flasher ARM's maximum supported JTAG speed is 12MHz.

Maximum download speed

- Q: What is the maximum download speed?
A: The maximum download speed is currently about 720 Kbytes/second when downloading into RAM. The actual speed depends on various factors, such as JTAG, clock speed, host CPU core etc.

Chapter 8

Glossary

This chapter describes important terms used throughout this manual.

Adaptive clocking

A technique in which a clock signal is sent out by Flasher ARM. Flasher ARM waits for the returned clock before generating the next clock pulse. The technique allows the Flasher ARM interface unit to adapt to differing signal drive capabilities and differing cable lengths.

Big-endian

Memory organization where the least significant byte of a word is at a higher address than the most significant byte. See Little-endian.

Cache cleaning

The process of writing dirty data in a cache to main memory.

Coprocessor

An additional processor that is used for certain operations, for example, for floating-point math calculations, signal processing, or memory management.

Dirty data

When referring to a processor data cache, data that has been written to the cache but has not been written to main memory is referred to as dirty data. Only write-back caches can have dirty data because a write-through cache writes data to the cache and to main memory simultaneously. See also cache cleaning.

EmbeddedICE

The additional hardware provided by ARM7/9 processors to aid debugging.

Halfword

A 16-bit unit of information.

Host

A computer which provides data and other services to another computer. Especially, a computer providing debugging services to a target being debugged.

ICache

Instruction cache.

ID

Identifier.

IEEE 1149.1

The IEEE Standard which defines TAP. Commonly (but incorrectly) referred to as JTAG.

Image

An executable file that has been loaded onto a processor for execution.

Instruction Register

When referring to a TAP controller, a register that controls the operation of the TAP.

IR

See Instruction Register.

Joint Test Action Group (JTAG)

The name of the standards group which created the IEEE 1149.1 specification.

Little-endian

Memory organization where the least significant byte of a word is at a lower address than the most significant byte. See also Big-endian.

Memory coherency

A memory is coherent if the value read by a data read or instruction fetch is the value that was most recently written to that location. Obtaining memory coherency is difficult when there are multiple possible physical locations that are involved, such as a system that has main memory, a write buffer, and a cache.

Memory management unit (MMU)

Hardware that controls caches and access permissions to blocks of memory, and translates virtual to physical addresses.

Memory Protection Unit (MPU)

Hardware that controls access permissions to blocks of memory. Unlike an MMU, a MPU does not translate virtual addresses to physical addresses.

RESET

Abbreviation of System Reset. The electronic signal which causes the target system other than the TAP controller to be reset. This signal is also known as "nSRST" "nSYSRST", "nRST", or "nRESET" in some other manuals. See also nTRST.

nTRST

Abbreviation of TAP Reset. The electronic signal that causes the target system TAP controller to be reset. This signal is known as nICERST in some other manuals. See also nSRST.

Open collector

A signal that may be actively driven LOW by one or more drivers, and is otherwise passively pulled HIGH. Also known as a "wired AND" signal.

Processor Core

The part of a microprocessor that reads instructions from memory and executes them, including the instruction fetch unit, arithmetic and logic unit, and the register bank. It excludes optional coprocessors, caches, and the memory management unit.

Remapping

Changing the address of physical memory or devices after the application has started executing. This is typically done to make RAM replace ROM once the initialization has been done.

RTCK

Returned TCK. The signal which enables Adaptive Clocking.

RTOS

Real Time Operating System.

TAP Controller

Logic on a device which allows access to some or all of that device for test purposes. The circuit functionality is defined in IEEE1149.1.

Target

The actual processor (real silicon or simulated) on which the application program is running.

TCK

The electronic clock signal which times data on the TAP data lines TMS, TDI, and TDO.

TDI

The electronic signal input to a TAP controller from the data source (upstream). Usually, this is seen connecting the J-Link / J-Trace Interface Unit to the first TAP controller.

TDO

The electronic signal output from a TAP controller to the data sink (downstream). Usually, this is seen connecting the last TAP controller to the J-Link / J-Trace Interface Unit.

Test Access Port (TAP)

The port used to access a device's TAP Controller. Comprises TCK, TMS, TDI, TDO, and nTRST (optional).

Transistor-transistor logic (TTL)

A type of logic design in which two bipolar transistors drive the logic output to one or zero. LSI and VLSI logic often used TTL with HIGH logic level approaching +5V and LOW approaching 0V.

Word

A 32-bit unit of information. Contents are taken as being an unsigned integer unless otherwise stated.

Chapter 9

Literature and references

This chapter lists documents, which we think may be useful to gain a deeper understanding of technical details.

Reference	Title	Comments
[J-Link]	J-Link / J-Trace User Guide	This document describes J-Link and J-Trace. It is publicly available from SEGGER (www.segger.com).
[J-Flash]	J-Flash User Guide	This document describes J-Flash. It is publicly available from SEGGER (www.segger.com).

Table 9.1: Literature and References

Index

A		L	
Adaptive clocking	56	Little-endian	56
B		M	
Big-endian	56	Memory coherency	57
C		Memory management unit (MMU)	57
Cache cleaning	56	Memory Protection Unit (MPU)	57
Coprocessor	56	N	
D		nTRST	42, 57
Dirty data	56	O	
E		Open collector	57
EmbeddedICE	56	P	
H		Processor Core	57
Halfword	56	R	
Host	56	Remapping	57
I		RESET	57
ICache	56	RTCK	57
ID	56	RTOS	57
IEEE 1149.1	56	S	
Image	56	Support	51, 55
Instruction Register	56	T	
IR	56	TAP Controller	57
J		Target	57
J-Link		TCK	42, 57
Adapters	46	TDI	42, 58
Features	10	TDO	42, 58
Specifications	11	Test Access Port (TAP)	58
Supported chips	27, 45	Transistor-transistor logic (TTL)	58
Joint Test Action Group (JTAG)	56	W	
JTAG		Word	58
PINS	42		

