Supported hardware
Controllers
This driver has been tested with the following LCD controllers
- Epson S1D13700 controller
Bits per pixel
Currently supported color depth is 2 bpp.
Interfaces
8-bit parallel (simple bus) bus interface is supported,
which is labeled "Generic Bus Indirect" in the Epson documentation.
Display data RAM organization
The picture above shows the relation between the display
memory and the SEG and COM lines of the display.
Additional RAM requirements of the driver
This driver can be used with or without a display data
cache. The data cache contains a complete copy of the contents of the
display data RAM. If a cache is not used, there are no additional RAM
requirements. It is recommended to use this driver with a data cache for
faster display RAM access. Not using a cache degrades the performance
of this driver. The amount of memory used by the cache can be calculated
as follows: Size of RAM (in bytes) = ((LCD_XSIZE * LCD_BITSPERPIXEL +
7) / 8) * LCD_YSIZE
Additional driver functions
None.
Hardware configuration
This driver accesses the hardware with a simple bus
interface. The following table lists the macros which must be defined
for hardware access:
| LCD_INIT_CONTROLLER |
Initialization sequence for the LCD controller. |
| LLCD_READ_A1 |
Read a word from display controller with A-line high. |
| LCD_WRITE_A0 |
Write a word to display controller with A-line low. |
| LCD_WRITE_A1 |
Write a word to display controller with A-line high. |
| LCD_WRITEM_A1 |
Write multiple words to display controller with A-line high. |
Additional configuration switches
The following table shows optional configuration switches
available for this driver:
| LCD_CACHE |
When set to 0, no display data cache is sed, which slows down the
speed of the driver. Default is 1 (cache activated). |
Special requirements
None.

Copyright SEGGER Microcontroller GmbH & Co.KG. All
rights reserved.
For more information, please visit our web site
www.segger.com or contact us at info@segger.com
Last update:
December 7, 2007
|